Lecture 8: Combinational Verilog

CSE 370, Autumn 2007 Benjamin Ylvisaker

Specifying Circuits

- Schematics
 - Structural description
 - Build more complex circuits using hierarchy
 - Large circuits are unreadable
- HDLs (Hardware description languages)
 - Not conventional programming languages
 - Very restricted parallel languages
 - Synthesize code to produce a circuit

Where We Are

• Last lecture: Minimization with K-maps

• This lecture: Combinational Verilog

• Next lecture: ROMs, PLAs and PALs, oh my!

• Homework 3 ongoing

• Lab 2 done; lab 3 next week

University of Washington, Comp. Sci. and Eng.

2

CSE 370, Autumn, 2007, Lecture 8

Quick History Lesson

- Abel (-1983)
 - Developed by Data-I/O
 - Targeted to PLDs
- Verilog (~1985)
 - Developed by Gateway (now part of Cadence)
 - Syntax similar to C
 - Moved to public domain in 1990
- VHDL (-1987)
 - DoD sponsored
 - Syntax similar to Ada

Verilog and VHDL Dominant

- Both "IEEE standard" languages
- Most tools support both
- Verilog is "simpler"
 - Less, more concise syntax
- VHDL is more structured
 - More sophisticated type system
 - Better modularity features


University of Washington, Comp. Sci. and Eng.

7

CSE 370, Autumn, 2007, Lecture 8

Simulation and Synthesis

- Simulation
 - "Execute" a design with some test data
- Synthesis
 - Generate a physical implementation




Simulation and Synthesis (cont'd)

- Simulation
 - Model circuit behavior
 - Can include timing estimates
 - Allows for easier design exploration
- Synthesis
 - Converts HDL code to "netlists"
 - Can still simulate the generated netlists
- Simulation and synthesis in the CSE curriculum
 - 370: Learn simulation
 - 467: Learn something about synthesis


Simulation

- You provide an environment
 - Use non-circuit constructs (Active-HDL waveforms, random number generators, etc)
 - Can write arbitrary Verilog code



Specifying Circuits in Verilog


- There are three major styles
 - Instances 'n wires
 - Continuous assignments
 - "always" blocks



"Structural"

"Behavioral"

wire E;	wire E;
and g1(E,A,B);	assign E = A &
not g2(Y,C);	assign $Y = \sim C$;
or g3(X,E,Y);	assign X = E
	-



University of Washington, Comp. Sci. and Eng.

9

CSE 370, Autumn, 2007, Lecture 8

Data Types

- · Values on a wire
 - o, I, x (unknown or conflict), z (unconnected)
- Vectors
 - A[3:0] vector of 4 bits: A[3], A[2], A[1], A[0]
 - Interpreted as an unsigned binary number
 - Indices must be constants
 - Concatenation
 - $B = \{A[3], A[3], A[3], A[3], A[3:0]\};$
 - $B = \{4\{A[3]\}, A[3:0];$
 - Style: good to use unnecessary size specs sometimes
 - a[7:0] = b[7:0] + c[7:0];
 - Built-in reductions: C = &A[5:7];

University of Washington, Comp. Sci. and Eng.

10

CSE 370, Autumn, 2007, Lecture 8

Data Types That Do Not Exist

- structures (records)
- Pointers
- Objects
- Recursive types
- (Remember, Verilog is not C or Java or Lisp or ...)

Numbers

- Format: <sign><size><base format><number>
- **14**
 - Decimal
- -4'b11
 - 4-bit 2's complement of 0011
- 12'b000_0100_0110
 - 12 bit binary number (_'s ignored)
- 12'h4Ab
 - 12 bit hexadecimal number

Operators

Verilog Operator	Name	Functional Group
0	bit-select or part-select	
()	parenthesis	
! & ~& ~ ^^ or ^~	logical nogation negation reduction AND reduction OR reduction NAND reduction NOR reduction XOR	Logical Bit-wise Reduction Reduction Reduction Reduction Reduction Reduction
+	unary (sign) plus unary (sign) minus	Arithmetic Arithmetic
{}	concatenation	Concatenation
{{}}	replication	Replication
/ %	multiply divide modulus	Arithmetic Arithmetic Arithmetic
+	binary plus binary minus	Arithmetic Arithmetic
<< >>	shift left shift right	Shift Shift

. >	greater than	Relational
>=	greater than or equal to	Relational
<	less than	Relational
<=	less than or equal to	Relational
==	logical equality	Equality
!=	logical inequality	Equality
	case equality	Equality
l==	case inequality	Equality
	, ,	-1/
&	bit-wise AND	Bit-wise
^	bit-wise XOR	Bit-wise
^~ or ~^	bit-wise XNOR	Bit-wise
	bit-wise OR	Bit-wise
•		
&&	logical AND	Logical
- 11	logical OR	Logical
- ''		
?:	conditional	Conditional

Similar to C operators

University of Washington, Comp. Sci. and Eng.

CSE 370, Autumn, 2007, Lecture 8

Two Abstraction Mechanisms

- Modules
 - More structural
 - Heavily used in 370 and "real" Verilog code
- Functions
 - More behavioral
 - Used to some extent in "real" Verilog, but not much in 370

University of Washington, Comp. Sci. and Eng.


14

CSE 370, Autumn, 2007, Lecture 8

Basic Building Blocks: Modules

13


- Instantiated, not called
- Illegal to nest module defs
- Instances "execute" in parallel
- Wires are used for connections
- and, or, not built-in primitive modules
 - List output first
 - Arbitrary number of inputs next
- Names are case sensitive
 - Cannot begin with number
- // for comments



```
// first simple example
module smpl(X,Y,A,B,C);
input A,B,C;
output X,Y;
wire E;
and g1(E,B,B);
not g2(Y,C);
or g3(X,E,Y);
endmodule
```

Module Ports

- Modules interact with the rest of a design through ports
 - input
 - output
 - inout
- Same example with continuous assignments:




```
// first simple example
module smpl(X,Y,A,B,C);
input A,B,C;
output X,Y;
assign X = (A&B) | ~C;
assign Y = ~C;
endmodule
```

16

Bigger Structural Example

• module xor gate (out,a,b); input a,b; output wire abar, bbar, t1, t2; not inva (abar,a); invb (bbar,b); not and1 (t1,abar,b); and and and2 (t2,bbar,a); or or1 (out, t1, t2); endmodule

8 built-in gates: and, or, nand, nor, buf, not, xor, xnor




University of Washington, Comp. Sci. and Eng.

17 CSE 370, Autumn, 2007, Lecture 8

Behavioral 4-bit Adder

```
• module add4 (SUM, OVER, A, B);
  input [3:0] A;
  input [3:0] B;
  output [3:0] SUM;
  output OVER;
  assign {OVER, SUM[3:0]} = A[3:0] + B[3:0];
endmodule
```

Behavioral Full Adder



```
• module full_addr (Sum,Cout,A,B,Cin);
  input         A, B, Cin;
  output         Sum, Cout;
  assign {Cout, Sum} = A + B + Cin;
  endmodule
```

{Cout, Sum} is a concatenation

University of Washington, Comp. Sci. and Eng.

16

CSE 370, Autumn, 2007, Lecture 8

Continuous Assignment

- Continuously evaluated
 - Think of them as collections of logic gates
 - Evaluated in parallel

```
assign A = X | (Y & ~Z);
assign B[3:0] = 4'b01XX;
assign C[15:0] = 4'h00ff;
assign #3 {Cout, Sum[3:0]} = A[3:0] + B[3:0] + Cin;
```

Hierarchy Example: Comparator

```
• module Compare1 (Equal, Alarger, Blarger, A, B);
  input A, B;
  output Equal, Alarger, Blarger;
  assign Equal = (A & B) | (~A & ~B);
  assign Alarger = (A & ~B);
  assign Blarger = (~A & B);
endmodule
```

University of Washington, Comp. Sci. and Eng.

21

CSE 370, Autumn, 2007, Lecture 8

University of Washington, Comp. Sci. and Eng.

CSE 370, Autumn, 2007, Lecture 8

Sequential assigns don't make any sense

```
    <u>assign</u> A = X | (Y & ~Z);
    <u>assign</u> B = W | A;
    <u>assign</u> A = Y & Z;
```

You can't reassign a variable with continuous assignments

4-bit Comparator

Always Blocks

```
Variables that appear
                                             on the left hand side in
                                             an always block must
                                             be declared as "reg"s
• reg A, B, C; ←

    Sensitivity list

  always @ (W or X or Y or Z)←
  begin
    A = X \mid (Y \& \sim Z);
    B = W \mid A;
                                        Statements in an always
                                        block are executed in
    A = Y \& Z;
                                        sequence
    if (A & B) begin
      B = Z;
       C = W \mid Y;
    end
                                    All variables must be assigned on
  end
                                    every control path!!!
                                    (otherwise you get the dreaded "inferred latch")
```

Functions

• Functions can be used for combinational logic that you want to reuse

University of Washington, Comp. Sci. and Eng.

25

CSE 370, Autumn, 2007, Lecture 8

Verilog Tips

- **Do not** write C-code
 - · Think hardware, not algorithms
 - Verilog is inherently parallel
 - Compilers don't map algorithms to circuits well
- Do describe hardware circuits
 - First draw a dataflow diagram
 - Then start coding
- References
 - Tutorial and reference manual are found in ActiveHDL help
 - And in today's reading assignment
 - "Starter's Guide to Verilog 2001" by Michael Ciletti
 - · copies for borrowing in hardware lab

University of Washington, Comp. Sci. and Eng.

2

CSE 370, Autumn, 2007, Lecture 8

Thank You for Your Attention

Thank You for Your Attention

- Read lab 2
- Continue homework 2
- Continue reading the book

27