#### Where We Are

### Lecture 12: Time and Glitches

CSE 370, Autumn 2007 Benjamin Ylvisaker

- Last lecture: Multi-Level Logic
- This lecture: Circuit Delay and Timing
- Next lecture: Adders, Comparators, ALUs

2

- Exam 1 on Wednesday
- Homework 4 in progress
- Lab 4 this week

University of Washington, Comp. Sci. and Eng.

CSE 370, Autumn, 2007, Lecture 12



#### Where Glitches Come From



5

#### Avoiding Glitches in 2-Level Circuits



#### University of Washington, Comp. Sci. and Eng.

CSE 370, Autumn, 2007, Lecture 12

CSE 370, Autumn, 2007, Lecture 12

ture 12 University of

University of Washington, Comp. Sci. and Eng. 6

CSE 370, Autumn, 2007, Lecture 12

#### Additional Gate Prevents Glitches F = AC' + A'D + C'D A = B C A = C' A = C'

Terminology of Hazards

 $\begin{bmatrix} 1 \\ 0 \end{bmatrix}$ 

 $\begin{bmatrix} 1 \\ 0 \end{bmatrix} = 0$ 

- Static 1-Hazard
- Static o-Hazard
- Dynamic Hazards

University of Washington, Comp. Sci. and Eng.

# A Dynamic Hazard



# Avoiding Dynamic Hazards

- Very hard
- Automated tools can help
- In practice, use 2-level circuits if you must avoid hazards at all costs

#### University of Washington, Comp. Sci. and Eng.

CSE 370, Autumn, 2007, Lecture 12

# Now You Try

- $F(A,B,C,D) = \neg AB + A\neg CD + \neg BCD$
- Draw waves that illustrate one input pattern/ transition that can cause a glitch, and identify which gates would have to be slow or fast
- Change the circuit to make it hazard-free and draw the resulting circuit

II

## Thank You for Your Attention

IO

- Read lab 4
- Study for the exam
- Continue working on homework 4
- Continue reading the book

12