

Lecture 21

◆ Logistics

- HW8 due on Friday, HW9 due a week from today (last one)
- Lab --- make sure you are done before the end of next week.
- Midterm 2: mean 74, median 75, std 15.

◆ Last lecture



- Robot ant in maze
- Started on FSM simplification a little bit

◆ Today

- More on FSM simplification


FSM Minimization

◆ Two simple FSMs for odd parity checking



Collapsing States

- ◆ We can make the top machine match the bottom machine by collapsing states S_0 and S_2 onto one state




CSE370, Lecture 21

3

FSM Design on the Cheap

- ◆ Let's say we start with this FSM for even parity checking




CSE370, Lecture 21

4

FSM Design on the Cheap

- ◆ Now an enterprising engineer comes along and says, "Hey, we can turn our even parity checker into an odd parity checker by just adding one state."



CSE370, Lecture 21

5

Two Methods for FSM Minimization

- ◆ Row matching
 - Easier to do by hand
 - Misses minimization opportunities
- ◆ Implication table
 - Guaranteed to find the most reduced FSM
 - More complicated algorithm (but still relatively easy to write a program to do it)

CSE370, Lecture 21

6


A simple problem

- ◆ Design a Mealy machine with a single bit input and a single bit output. The machine should output a 0, except once every four cycles, if the previous four inputs matched one of two patterns (0110, 1010)
 - ◆ Example input/output trace:
in: 0010 0110 1100 1010 0011 ...
out: 0000 0001 0000 0001 0000 ...

CSE370, Lecture 21

7

... and a simple solution



CSE370, Lecture 21

8

Find matching rows

Input Sequence	Present State	Next State		Output	
		X=0	X=1	X=0	X=1
Reset	S ₀	S ₁	S ₂	0	0
0	S ₁	S ₃	S ₄	0	0
1	S ₂	S ₅	S ₆	0	0
00	S ₃	S ₇	S ₈	0	0
01	S ₄	S ₉	S ₁₀	0	0
10	S ₅	S ₁₁	S ₁₂	0	0
11	S ₆	S ₁₃	S ₁₄	0	0
000	S ₇	S ₀	S ₀	0	0
001	S ₈	S ₀	S ₀	0	0
010	S ₉	S ₀	S ₀	0	0
011	S ₁₀	S ₀	S ₀	1	0
100	S ₁₁	S ₀	S ₀	0	0
101	S ₁₂	S ₀	S ₀	1	0
110	S ₁₃	S ₀	S ₀	0	0
111	S ₁₄	S ₀	S ₀	0	0

CSE370, Lecture 21

9

Merge the matching rows

Input Sequence	Present State	Next State		Output	
		X=0	X=1	X=0	X=1
Reset	S ₀	S ₁	S ₂	0	0
0	S ₁	S ₃	S ₄	0	0
1	S ₂	S ₅	S ₆	0	0
00	S ₃	S ₇	S ₈	0	0
01	S ₄	S ₉	S _{10'}	0	0
10	S ₅	S ₁₁	S _{10'}	0	0
11	S ₆	S ₁₃	S ₁₄	0	0
000	S ₇	S ₀	S ₀	0	0
001	S ₈	S ₀	S ₀	0	0
010	S ₉	S ₀	S ₀	0	0
011 or 101	S _{10'}	S ₀	S ₀	1	0
100	S ₁₁	S ₀	S ₀	0	0
110	S ₁₃	S ₀	S ₀	0	0
111	S ₁₄	S ₀	S ₀	0	0

CSE370, Lecture 21

10


Merge until no more rows match

Input Sequence	Present State	Next State		Output	
		X=0	X=1	X=0	X=1
Reset	S ₀	S ₁	S ₂	0	0
0	S ₁	S ₃	S ₄	0	0
1	S ₂	S ₅	S ₆	0	0
00	S ₃	S ₇	S _{7'}	0	0
01	S ₄	S ₇	S _{10'}	0	0
10	S ₅	S ₇	S _{10'}	0	0
11	S ₆	S ₇	S _{7'}	0	0
Not (011 or 101)	S ₇	S ₀	S ₀	0	0
011 or 101	S _{10'}	S ₀	S ₀	1	0

The final state transition table

Input Sequence	Present State	Next State		Output	
		X=0	X=1	X=0	X=1
Reset	S ₀	S ₁	S ₂	0	0
0	S ₁	S _{3'}	S _{4'}	0	0
1	S ₂	S _{4'}	S _{3'}	0	0
00 or 11	S _{3'}	S ₇	S _{7'}	0	0
01 or 10	S _{4'}	S ₇	S _{10'}	0	0
Not (011 or 101)	S ₇	S ₀	S ₀	0	0
011 or 101	S _{10'}	S ₀	S ₀	1	0


A more efficient solution



CSE370, Lecture 21

13

Simple row matching does not guarantee
most reduced state machine




CSE370, Lecture 21

14

The Implication chart method


- ◆ Here's a slightly funkier FSM



CSE370, Lecture 21

15


Step 1: Draw the table



CSE370, Lecture 21

16


Step 2: Consider the outputs



CSE370, Lecture 21

17


Step 3: Add transition pairs



CSE370, Lecture 21

18


Step 4 (repeated): Consider transitions



CSE370, Lecture 21

19


Final reduced FSM




CSE370, Lecture 21

20

Odd parity checker revisited




Present State	Next State		Output
	X=0	X=1	
S ₀	S ₀	S ₁	0
S ₁	S ₁	S ₂	1
S ₂	S ₂	S ₁	0



More complex state minimization


◆ Multiple input example



Minimized FSM

- ◆ Implication chart method

- cross out incompatible states based on outputs
- then cross out more cells if indexed chart entries are already crossed out



23

Minimizing incompletely specified FSMs

- ◆ Equivalence of states is transitive when machine is fully specified

- ◆ But it's not transitive when don't cares are present

e.g., state output

S0 – 0 S1 is compatible with both S0 and S2

S1 – 1 but S0 and S2 are incompatible

S2 – 1


- ◆ Hard to determine best grouping of states to yield the smallest number of final states

CSE370, Lecture 21

24

Minimizing FSMs isn't always good


- ◆ Two FSMs for 0->1 edge detection



CSE370, Lecture 21

25

Minimal state diagram -> not necessarily best circuit



In	Q_1	Q_0	Q_1^+	Q_0^+
0	0	0	0	0
0	0	1	0	0
0	1	1	0	0
1	0	0	0	1
1	0	1	1	1
1	1	1	1	1
-	1	0	0	0

$$Q_1^+ = \text{In } (Q_1 \text{ xor } Q_0)$$


$$Q_0^+ = \text{In } Q_1' Q_0'$$

$$\text{Out} = Q_1' Q_0$$

CSE370, Lecture 21

26

Minimal state diagram -> not necessarily
best circuit




In	Q ₁	Q ₀	Q ₁ ⁺	Q ₀ ⁺
0	0	0	0	0
0	0	1	1	0
0	1	0	0	0
0	1	1	1	0
1	0	0	0	1
1	0	1	1	1
1	1	0	0	1
1	1	1	1	1

$$Q_1^+ = Q_0$$

$$Q_0^+ = In$$

$$Out = Q_1' Q_0$$

Circuit is simpler for non-simplified FSM



A little perspective

- ◆ These kinds of optimizations are what CAD(Computer Aided Design)/EDA(Electronic Design Automation) is all about
- ◆ The interesting problems are almost always computationally intractable to solve optimally
- ◆ People **really** care about the automation of the design of billion-transistor chips