

Lecture 8

◆ Logistics

- HW2 due Friday
- Shorter HW3 posted--- due Monday (materials covered in midterm1)
sol'n out on Monday, late assignment not accepted
- Verilog tutorial (overview + handout): provided with Lab 4
- Schedule shift: adjustment on the web
- Midterm 1: Wednesday in class --- materials up to Lecture 9
- Review session on Tuesday? Time?

◆ Last lecture

- K-maps, don't cares, POS K-maps

◆ Today

- K-maps 5, 6 dimensions
- "Switching-network" logic blocks (multiplexers/demultiplexers)
- Programmable logic devices (PLDs) --- sneak peak

CSE370, Lecture 10

1

Karnaugh Maps, 6 dimensions

K-maps become 3D
for 5 & 6 variables

		CD			
		00	01	11	10
EF	00	0	0	0	0
	01	0	0	1	1
AB	11	0	0	1	1
	10	0	0	0	0

		CD			
		00	01	11	10
EF	00	1	0	0	0
	01	0	0	1	1
AB	11	1	0	1	1
	10	1	0	0	0

OUTPUT =


$$\begin{aligned} & A'B'C'D'F' + \\ & CF + BC'D'E \end{aligned}$$

		CD			
		00	01	11	10
EF	00	0	0	0	0
	01	0	0	1	1
AB	11	1	0	1	1
	10	1	0	0	0

		CD			
		00	01	11	10
EF	00	0	0	0	0
	01	0	0	1	1
AB	11	0	0	1	1
	10	0	0	0	0

Switching-network logic blocks

- ◆ Multiplexer (MUX)
 - Routes one of many inputs to a single output
 - Also called a *selector*
- ◆ Demultiplexer (DEMUX)
 - Routes a single input to one of many outputs
 - Also called a *decoder*




We construct these devices from:
(1) logic gates
(2) networks of transistor switches

CSE370, Lecture 10

3

Rationale: Sharing complex logic functions

- ◆ Share an adder: Select inputs; route sum



CSE370, Lecture 10


4

Multiplexers

◆ Basic concept

- 2^n data inputs; n control inputs ("selects"); 1 output
- Connects one of 2^n inputs to the output
- "Selects" decide which input connects to output
- Two alternative truth-tables: [Functional](#) and [Logical](#)

Example: A 2:1 Mux



[Functional](#) truth table

S	Z
0	I_{n_0}
1	I_{n_1}

[Logical](#) truth table


I_{n_1}	I_{n_0}	S	Z
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

CSE370, Lecture 10


5

Logic-gate implementation of multiplexers

2:1 mux



4:1 mux




CSE370, Lecture 10

6

Multiplexers (con't)

- ◆ 2:1 mux: $Z = S'In_0 + SIn_1$
- ◆ 4:1 mux: $Z = S_0'S_1'In_0 + S_0'S_1In_1 + S_0S_1'In_2 + S_0S_1In_3$
- ◆ 8:1 mux: $Z = S_0'S_1'S_2'In_0 + S_0'S_1S_2In_1 + \dots$




CSE370, Lecture 10

7

Cascading multiplexers

- ◆ Can form large multiplexers from smaller ones
 - Many implementation options




CSE370, Lecture 10

8

Multiplexers as general-purpose logic

- ◆ A $2^n:1$ mux can implement any function of n variables
 - A lookup table
 - A $2^{n-1}:1$ mux also can implement any function of n variables
- ◆ Example: $F(A,B,C) = m_0 + m_2 + m_6 + m_7$
 $= A'B'C' + A'BC' + ABC' + ABC$
 $= A'B'(C') + A'B(C') + AB(0) + AB(1)$

A	B	C	F
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1



CSE370, Lecture 10

9

Multiplexers as general-purpose logic


- ◆ Implementing a $2^{n-1}:1$ mux as a function of n variables
 - $(n-1)$ mux control variables $S_0 - S_{n-1}$
 - One data variable S_n
 - Four possible values for each data input: 0, 1, S_n , S_n'
 - Example: $F(A,B,C,D)$ implemented using an 8:1 mux

AB	CD	00	01	11	10	A
00	00	1	0	1	1	
01	01	1	0	0	0	
11	11	1	1	0	1	
10	10	0	1	1	0	

Choose A,B,C as control variables

Choose D as a data variable

$$F = A'B'C'(1) + A'B'C(D) + A'BC'(0) + A'BC(1) \\ + AB'C'(D) + AB'C(D) + ABC'(D') + ABC(D')$$



CSE370, Lecture 10

$$F = A'B'C' + A'CD + B'CD + AC'D' + BCD'$$

10

Demultiplexers (DEMUX)

◆ Basic concept

- Single data input; n control inputs ("selects"); 2^n outputs
- Single input connects to one of 2^n outputs
- "Selects" decide which output is connected to the input
- When used as a decoder, the input is called an "enable" (G)

1:2 Decoder:

$$\begin{aligned} \text{Out}_0 &= G \bullet S' \\ \text{Out}_1 &= G \bullet S \end{aligned}$$

2:4 Decoder:

$$\begin{aligned} \text{Out}_0 &= G \bullet S_1' \bullet S_0' \\ \text{Out}_1 &= G \bullet S_1' \bullet S_0 \\ \text{Out}_2 &= G \bullet S_1 \bullet S_0' \\ \text{Out}_3 &= G \bullet S_1 \bullet S_0 \end{aligned}$$

3:8 Decoder:


$$\begin{aligned} \text{Out}_0 &= G \bullet S_2' \bullet S_1' \bullet S_0' \\ \text{Out}_1 &= G \bullet S_2' \bullet S_1' \bullet S_0 \\ \text{Out}_2 &= G \bullet S_2' \bullet S_1 \bullet S_0' \\ \text{Out}_3 &= G \bullet S_2' \bullet S_1 \bullet S_0 \\ \text{Out}_4 &= G \bullet S_2 \bullet S_1' \bullet S_0' \\ \text{Out}_5 &= G \bullet S_2 \bullet S_1' \bullet S_0 \\ \text{Out}_6 &= G \bullet S_2 \bullet S_1 \bullet S_0' \\ \text{Out}_7 &= G \bullet S_2 \bullet S_1 \bullet S_0 \end{aligned}$$

CSE370, Lecture 10


11

Logic-gate implementation of demultiplexers

1:2 demux



2:4 demux




CSE370, Lecture 10

12

Demultiplexers as general-purpose logic

- ◆ A $n:2^n$ demux can implement any function of n variables
 - DEMUX as logic building block
 - Use variables as select inputs
 - Tie enable input to logic 1
 - Sum the appropriate minterms (extra OR gate)



CSE370, Lecture 10

13


Demultiplexers as general-purpose logic

Example

$$F_1 = A'BC'D + A'B'CD + ABCD$$

$$F_2 = ABC'D' + ABC$$

$$F_3 = (A' + B' + C' + D')$$




CSE370, Lecture 10

14

Cascading demultiplexers

◆ 5:32 demux




CSE370, Lecture 10

15

Programmable logic (PLAs & PALs)

- ◆ Concept: Large array of uncommitted AND/OR gates
 - Actually NAND/NOR gates
 - You program the array by making or breaking connections
↳ Programmable block for sum-of-products logic




CSE370, Lecture 10

16

All two-level logic functions are available

- ◆ You "program" the wire connections



A 3-input, 5-term,
4-function PLA