

## [Read-only memories (ROMs)

- Two dimensional array of stored 1 s and 0s
- Input is an address $\Rightarrow$ ROM decodes all possible input addresses
- Stored row entry is called a "word"
- ROM output is the decoded word




ROMs:

- Benefits
- Quick to design, simple
- Limitations
- Size doubles for each additional input
- Can't exploit don't cares

PLAs/PALs:

- Benefits
- Logic minimization reduces size
- Limitations
- PAL OR-plane has hard-wired fan-in


- SOP: $X=A D F+A E F+B D F+B E F+C D F$ $+C E F+G$
- X is minimized!
- Six 3-input ANDs; one 7-input OR; 26 wires
- Multilevel: $X=(A+B+C)(D+E) F+G$
- Factored form
- One 3-input OR, two 2-input OR's, one 3-input AND; 11 wires

Generic multilevel conversion

$$
F=A B C+B C+D=A X+X+D
$$

(a)

(c)

distribute bubbles some mismatches
(b)

add double bubbles at inputs
(d)

insert inverters to fix mismatches

## [Issues with multilevel design

- No global definition of "optimal" multilevel circuit
- Optimality depends on user-defined goals
- Synthesis requires CAD-tool help
- No simple hand methods like K-maps
- CAD tools manipulate Boolean expressions
- Covered in more detail in CSE467


## [Multilevel logic summary

- Advantages over 2-level logic
- Smaller circuits
- Reduced fan-in
- Less wires
- Disadvantages wrt 2-level logic
- More difficult design
- Less powerful optimizing tools

