


- Solutions
- Design hazard-free circuits
- Difficult when logic is multilevel
- Wait until signals are stable


## Static hazards

- Often occurs when a literal and its complement momentarily assume the same value
- Through different paths with different delays
- Causes an (ideally) static output to glitch

- Static 1-hazard
- Output should stay logic 1
- Gate delays cause brief glitch to logic 0
- Static 0-hazard
- Output should stay logic 0
$0^{1}$ ㅇ
- Gate delays cause brief glitch to logic 1

- Gate delays cause multiple transitions




## Dynamic hazards

- Often occurs when a literal assumes multiple values
- Through different paths with different delays
- Causes an output to toggle multiple times




## Eliminating static hazards

- Key idea: Glitches happen when a changing input spans separate K-map encirclements
- Example: 1101 to 0101 change can cause a static-1 glitch
- Solution: Add redundant K-map encirclements
- Ensure that all single-bit changes are covered by same block
- First eliminate static-1 hazards: Use SOP form
- If need to eliminate static-0 hazards, use POS form
- Technique only works for 2-level logic
[Eliminating static hazards





## Summary of hazards

- We can eliminate static hazards in 2-level logic for single-bit changes
- Eliminating static hazards also eliminates dynamic hazards
- Hazards are a difficult problem
- Multiple-bit changes in 2-level logic are hard
- Static hazards in multilevel logic are harder
- Dynamic hazards in multilevel logic are harder yet

