Lecture 7

- Logistics
 - Homework 2 due today

 - Homework 3 out today due next Wednesday
 First midterm a week Friday: Friday Jan 30
 ಘ Will cover up to the end of Multiplexers/DeMultiplexers
- Last lecture
 - K-Maps
- Today
 - Verilog
 - ⇒ Structural constructs
 - ⇒ Describing combinational circuits

CSE370, Lecture 7

Summary of two-level combinational-logic

- Logic functions and truth tables
 - AND, OR, Buf, NOT, NAND, NOR, XOR, XNORMinimal set
- · Axioms and theorems of Boolean algebra
 - Proofs by re-writing
 - Proofs by truth table
- Gate logic
 - Networks of Boolean functions
 - NAND/NOR conversion and de Morgan's theorem
- Canonical forms
 - Two-level forms
 - Incompletely specified functions (don't cares)
- Simplification
 - Two-level simplification (K-maps)

CSE370, Lecture 7

Solving combinational design problems

- Step 1: Understand the problem
 - Identify the inputs and outputs
 - Draw a truth table
- Step 2: Simplify the logic

 - Draw a K-mapWrite a simplified Boolean expression
 - SOP or POS
 - Use don't cares
- Step 3: Implement the design
 - Logic gates and/or
 - Verilog

CSE370, Lecture 7

Ways of specifying circuits

- Schematics
 - Structural description
 - Describe circuit as interconnected elements
 - Build complex circuits using hierarchy
 - Large circuits are unreadable
- - Hardware description languages

 - Not programming languages
 Parallel languages tailored to digital design
 - Synthesize code to produce a circuit

CSE370, Lecture 7

Hardware description languages (HDLs)


- ◆ Abel (~1983)
 - Developed by Data-I/O
 - Targeted to PLDs (programmable logic devices)
 - Limited capabilities (can do state machines)
- Verilog (~1985)
 - Developed by Gateway (now part of Cadence)
 - Syntax similar to C
 - Moved to public domain in 1990
- ◆ VHDL (~1987)
 - DoD (Department of Defence) sponsored
 - Syntax similar to Ada


CSE370, Lecture 7


CSE370, Lecture 7


Verilog versus VHDL

- Both "IEEE standard" languages
- Most tools support both
- Verilog is "simpler"
 - Less syntax, fewer constructs
- VHDL is more structured
 - Can be better for large, complex systems
 - Better modularization









Data types that do not exist Structures Pointers Objects Recursive types (Remember, Verilog is not C or Java or Lisp or ...!)

Numbers

- Format: <sign><size><base format><number>
- Decimal number
- -4'b11
 - 4-bit 2's complement binary of 0011 (is 1101)
- 12'b0000_0100_0110
- 12 bit binary number (_ is ignored)
- 12'h046
 - 3-digit (12-bit) hexadecimal number
- Verilog values are unsigned

 - $C[\bar{4}:0] = A[3:0] + B[\bar{3}:0];$ ⇒ if A = 0110 (6) and B = 1010(-6), then C = 10000 (not 00000) \Rightarrow B is zero-padded, *not* sign-extended

CSE370, Lecture 7

13

15

Operators

CSE370, Lecture 7

Verilog Operator	Name	Functional Group
0 .	bit-select or part-select	
0	parenthesis	
 	logical negation negation reduction AND reduction OR reduction NAND reduction NOR reduction XOR reduction XNOR	Logical Bit-wise Reduction Reduction Reduction Reduction Reduction Reduction
	unary (sign) plus unary (sign) minus	Arithmetic Arithmetic
{}	concatenation	Concatenation
{(})	replication	Replication
· / %	multiply divide modulus	Arithmetic Arithmetic Arithmetic
:	binary plus binary minus	Arithmetic Arithmetic
<< >>	shift left shift right	Shift Shift

>	greater than	Relational
>=	greater than or equal to	Relational
<	less than	Relational
C#	less than or equal to	Relational
	logical equality	Equality
!	logical inequality	Equality
	case equality	Equality
!	case inequality	Equality
&	bit-wise AND	Bit-wise
^	hit-wise XOR	Rituwise
^~ or ~^	bit-wise XNOR	Bit-wise
1	bit-wise OR	Bit-wise
88	logical AND	Logical
	-	
11	logical OR	Logical
7:	conditional	Conditiona

Similar to C operators

14

Two abstraction mechanisms

- Modules
 - More structural
 - Heavily used in 370 and "real" Verilog code
- Functions
 - More behavioral
 - Used to some extent in "real" Verilog, but not much in 370

CSE370, Lecture 7

Basic building blocks: Modules

- Instanced into a design (like macros) Never called
- Illegal to nest module defs.
- Modules execute in parallel Names are case sensitive
- // for comments
- Name can't begin with a number
- Use wires for connections
- and, or, not are keywords
- All keywords are lower case Gate declarations (and, or, etc)
- ⇒ List outputs first
- Inputs second


// first simple example
module smpl (X,Y,A,B,C);
input A,B,C;
output X,Y; wire E and g1(E,A,B); not g2(Y,C);
or g3(X,E,Y); endmodule

CSE370, Lecture 7

16

Modules are circuit components

- Module has ports
 - External connections A,B,C,X,Y in example
- Port types
 - ⇒ input
 - output
- ⇒ inout (tristate)
- Use assign statements for Boolean expressions
 - \Rightarrow and \Leftrightarrow &
 - > not ⇔ ~



// previous example as a // Boolean expression module smpl2 (X,Y,A,B,C); input A.B.C: output X,Y; assign X = (A&B) | ~C; assign Y = ~C; endmodule

CSE370, Lecture 7

17

Structural Verilog

```
module xor_gate (out,a,b);
  input
             a,b;
  output
             out;
                                         8 basic gates (keywords):
             abar, bbar, t1, t2;
inva (abar,a);
  wire
                                           and, or, nand, nor
                                           buf, not, xor, xnor
  not
             invb (bbar,b);
  and
             and2 (t2,bbar,a);
             or1 (out,t1,t2);
  or
endmodule
                          bbar
CSE370, Lecture 7
                                                                18
```

Behavioral Verilog Describe circuit behavior Not implementation Madder Cin Sum Cout module full_addr (Sum,Cout,A,B,Cin); input A, B, Cin; output Sum, Cout; assign {Cout, Sum} = A + B + Cin; endmodule {Cout, Sum} is a concatenation

```
Behavioral 4-bit adder
module add4 (SUM, OVER, A, B);
  input [3:0] A;
   input [3:0] B;
  output [3:0] SUM;
output OVER;
  assign {OVER, SUM[3:0]} = A[3:0] + B[3:0];
 "[3:0] A" is a 4-wire bus labeled "A"
  Bit 3 is the MSB
  Bit 0 is the LSB
Can also write "[0:3] A"
                               Buses are implicitly connected
  Bit 0 is the MSB
                                   If you write BUS[3:2], BUS[1:0]
  Bit 3 is the LSB
                                   They become part of BUS[3:0]
CSE370, Lecture 7
```

```
Continuous assignment

    Assignment is continuously evaluated

    Corresponds to a logic gate

    Assignments execute in parallel

                                           Boolean operators (~ for bit-wise negation)
   <u>assign</u> A = X | (Y & ~Z);
                                           bits can assume four values
   assign B[3:0] = 4'b01XX;
                                           (0, 1, X, Z)
                                           variables can be n-bits wide
  assign C[15:0] = 16'h00ff;←
                                            (MSB:LSB)
   <u>assign</u> #3 {Cout, Sum[3:0]} = A[3:0] + B[3:0] + Cin;
                                                arithmetic operator
Gate delay (used by simulator)
                               multiple assignment (concatenation)
 CSE370, Lecture 7
                                                                  21
```

```
module Comparel (Equal, Alarger, Blarger, A, B);
input A, B;
output Equal, Alarger, Blarger;
assign Equal = (A & B) | (-A & -B);
assign Alarger = (A & -B);
assign Blarger = (-A & B);
endmodule

• Top-down design and bottom-up design are both okay
• Module ordering doesn't matter because
modules execute in parallel
```

```
Comparator example (con't)

// Make a 4-bit comparator from 4 1-bit comparators

module Compare4(Equal, Alarger, Blarger, A4, B4);
input [3:0] A4, B4;
output Equal, Alarger, Blarger;
wire e0, e1, e2, e3, A10, A11, A12, A13, B10, B11, B12, B13;

Compare1 cp0(e0, A10, B10, A4(01, B4(01));
Compare1 cp1(e1, A11, B11, A4(11, B4(11);
Compare1 cp2(e2, A12, B12, A4(21, B4(21));
Compare1 cp2(e2, A12, B13, A4(31, B4(31));

assign Equal = (e0 & e1 & e2 & e3);
assign Alarger = (A13 | (A12 & e3) |
(A11 & e3 & e2) |
(A10 & e3 & e2 & e1));
assign Blarger = (-Alarger & -Equal);
endmodule

CSE370, Lecture 7
```

```
Sequential assigns don't make any sense

assign A = X | (Y & ~Z);
assign B = W | A;
assign A = X & Z;


assign A = X | (Y & ~Z);
Cyclic dependencies also are bad
assign B = W | A;
assign B = W | A;
assign X = B & Z;

Cyclic dependencies also are bad
which depends on X
Which depends on B
Which depends on A
```

Functions

• Use functions for complex combinational logic

```
module and_gate (out, in1, in2);
                   in1, in2;
out;
   input
  assign out = myfunction(in1, in2);
  function myfunction;
    input in1, in2;
begin
      myfunction = in1 & in2;
                               Benefit:
   endfunction
                                 Functions force a result
                                 \Rightarrow Compiler will fail if function
endmodule
                                    does not generate a result
CSE370, Lecture 7
                                                                   25
```



Sequential Verilog-- Blocking and non-blocking assignments

- ◆ Blocking assignments (Q = A)
 - Variable is assigned immediately New value is used by subsequent statements
- Non-blocking assignments (Q <= A)
 - Variable is assigned after all scheduled statements are executed
 - Value to be assigned is computed but saved for later parallel assignment
 Usual use: Register assignment
 - Registers simultaneously take new values after the clock edge
- Example: Swap

```
always @(posedge CLK)
begin
A <= B;
B <= A;
always @(posedge CLK)
```

CSE370, Lecture 7

Sequential Verilog-- Assignments- watch out! Blocking Non-blocking versus reg B, C, D; reg B, C, D; always @(posedge clk) begin B = A; C = B; D = C; always @(posedge clk) begin B <= A; C <= B; D <= C;

28

CSE370, Lecture 7

Verilog tips

- ◆ Do not write C-code
 - Think hardware, not algorithms
 - ⇒ Verilog is inherently parallel
 - Compilers don't map algorithms to circuits well
- Do describe hardware circuits
 - First draw a dataflow diagram
 - Then start coding
- References
 - Tutorial and reference manual are found in ActiveHDL help

 - "Starter's Guide to Verilog 2001" by Michael Ciletti copies for borrowing in hardware lab

CSE370, Lecture 7

29

27