## Lecture 9

- Logistics

HW3 due Wednesday
Lab4 going on this week

- Midterm 1 Friday, Review Session Thursday 4:30, place TBA $\Rightarrow$ material up to end of last lecture
- Last lecture

K-map design examples

- Multiplexers
- Today
- Demultiplexers
- Programmable Logic Devices $\Rightarrow$ PLAs $\Rightarrow$ PALs

CSE370, Lecture 9

The "WHY" slide

- Demultiplexers
- Natural complement to multiplexers
- Programmable Logic Devices (PLDs)

Often you want to have a look up table of functions stored away somewhere in your device. Rather than having specific circuits build every time, it would be nice to have a "general-purpose" structure that could be "programmed" for a specific usage. PLDs have a generic structure that allows any function to be expressed and stored.

- And it is nice if it is reprogrammable. Some PLDs are reprogrammable (like your memory sticks)


## Switching-network logic blocks

- Multiplexer (MUX)
- Routes one of many inputs to a single output
- Also called a selector
- Demultiplexer (DEMUX)

Routes a single input to one of many outputs

- Also called a decoder


We construct these devices from:

- logic gates
- networks of transistor switches

Logic sharing with MUX/DEMUX


CSE370, Lecture 9

## Multiplexers as general-purpose logic

- Implementing a $2^{n-1}: 1$ mux as a function of $n$ variables - ( $n-1$ ) mux control variables $S_{0}-S_{n-2}$
- One data variable $\mathrm{S}_{\mathrm{n}-1}$
- Four possible values for each data input: $0,1, S_{n-1}, S_{n-1}$
- Example: $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})$ implemented using an $8: 1$ mux


CSE370, Lecture 9
${ }^{6}$
Demultiplexers (DEMUX)

- Basic concept
- Single data input; $n$ control inputs ("selects"); $2^{n}$ outputs
- Single input connects to one of $2^{n}$ outputs
- "Selects" decide which output is connected to the input
- When used as a decoder, the input is called an "enable" (G)

| 1:2 Decoder: | 2:4 Decoder: | 3:8 Decoder: |
| :---: | :---: | :---: |
| Out0 $=\mathrm{G} \cdot \mathrm{S}^{\prime}$ | Out0 = G • S1' • S $0^{\prime}$ | Out0 $=\mathrm{G} \cdot \mathrm{S} 2^{\prime} \cdot \mathrm{S}^{\prime} \cdot \mathrm{S} 0^{\prime}$ |
| Out1 $=\mathrm{G} \cdot \mathrm{S}$ | Out1 $=\mathrm{G} \cdot \mathrm{S} 1{ }^{\prime} \cdot \mathrm{SO}$ | Out1 = G • S2' • S1' - S0 |
|  | Out2 $=\mathrm{G} \cdot \mathrm{S} 1 \cdot \mathrm{SO}$ | Out2 $=\mathrm{G} \cdot \mathrm{S} 2{ }^{\prime} \cdot \mathrm{S} 1 \cdot \mathrm{~S} 0^{\prime}$ |
|  | Out $=\mathrm{G} \cdot \mathrm{S} 1 \cdot \mathrm{SO}$ | Out3 $=\mathrm{G} \cdot \mathrm{S} 2{ }^{\prime} \cdot \mathrm{S} 1 \cdot \mathrm{~S} 0$ |
|  |  | Out $4=\mathrm{G} \cdot \mathrm{S} 2 \cdot \mathrm{S1}{ }^{\prime} \cdot \mathrm{SO}^{\prime}$ |
|  |  | Out5 = G - S2 - S1' - S0 |
|  |  | Out6 = G • S2 - S1 • SO' |
|  |  | Out7 = G - S2 - S1 - S0 |

CSE370, Lecture 9

Logic-gate implementation of demultiplexers

-
8


Programmable logic (PLAs \& PALs )

- Concept: Large array of uncommitted AND/OR gates - Actually NAND/NOR gates
- You program the array by making or breaking connections $\checkmark$ Programmable block for sum-of-products logic


CSE370, Lecture 9
12


Programming the wire connections

- Fuse: Comes connected; break unwanted connections
- Anti-fuse: Comes disconnected; make wanted connections
 14


## Short-hand notation

- Draw multiple wires as a single wire or bus
- $\times$ signifies a connection


CSE370, Lecture 9
15

PLA example


Example: BCD to Gray code converter



## Compare implementations for this example

- PLA:
- No shared logic terms in this example
- 10 decoded functions (10 AND gates)
- PAL:

Z requires 4 product terms

- Need a PAL that handles 4 product terms for each output
- 16 decoded functions (16 AND gates)
- 6 unused AND gates
- This decoder is a good candidate for PALs

10 of 16 possible inputs are decoded

- No sharing among AND terms
- Next time an alternative

Read-only memory (ROM)

CSE370, Lecture 9

## Midterm 1 Topics Covered

- Combinational logic basics
- Binary/hex/decimal numbers
- Ones and twos complement arithmetic
- Truth tables
- Boolean algebra
- Basic logic gates
- Schematic diagrams
- de Morgan's theorem
- AND/OR to NAND/NOR logic conversion
- K-maps (up to 4 variables), logic minimization, don't cares
- SOP, POS
- Minterm and maxterm expansions (canonical, minimized)


## Midterm 1 Topics Covered (continued)

- Combinational logic applications
- Combinational design
$\Rightarrow$ Input/output encoding
$\Rightarrow$ Truth table
$\diamond$ K-map
$\Leftrightarrow$ Boolean equations
$\diamond$ Schematics
- Multiplexers

