## Lecture 14

## - Logistics

. Midterm 1: Average 90/100. Well done!

- Midterm solutions online
- HW5 due date delayed until this Friday
- Last lecture
- Finished combinational logic
- Introduction to sequential logic and systems
- Today
- Memory storage elements
$\checkmark$ Latches
$\Rightarrow$ Flip-flops
- State Diagrams

CSE370, Lecture 14

The "WHY" slide

- Memory storage elements
- In order to do fun problems like the door combination lock, we must know the building blocks (like how you had to learn AND and OR before you could do functional things). Be patient --- once you know these elements, you can build a lot of meaningful functions
- State diagrams
- For combinational logic, truth table was an invaluable visualization tool for a function. For sequential logic, state diagram serves as a way to visualize a function.


## The SR latch

- Cross-coupled NOR gates
- Can set ( $\mathrm{S}=1, \mathrm{R}=0$ ) or reset ( $\mathrm{R}=1, \mathrm{~S}=0$ ) the output



## Example from last time

- Door combination lock
- Enter three numbers in sequence and the door opens
- As each number is entered, press 'new'
- If there is an error the lock must be reset
- After the door opens the lock must be reset
- Inputs: Sequence of numbers, reset, new
- Outputs: Door open/close
- Memory: Must remember the combination
- Memory: Must remember which state we are in


## How do we store info? Feedback

- Two inverters can hold a bit
- As long as power is applied

- Storing a new memory
- Temporarily break the feedback path



CSE370, Lecture 14


## The D latch: store it and look it up



## State diagrams

- How do we characterize logic circuits?
- Combinational circuits: Truth tables
- Sequential circuits: State diagrams
- First draw the states
- States $\equiv$ Unique circuit configurations
- Second draw the transitions between states - Transitions $\equiv$ Changes in state caused by inputs

Observed SR latch behavior

- The $1-1$ state is transitory
- Either R or S "gets ahead"
- Latch settles to 0-1 or 1-0 state ambiguously
- Race condition $\rightarrow$ non-deterministic transition
$\Leftrightarrow$ Disallow $(R, S)=(1,1)$


CSE370, Lecture 14
10

## The D flip-flop

- Input sampled at clock edge
- Rising edge: Input passes to output
- Otherwise: Flip-flop holds its output
- Flip-flops can be rising-edge triggered or falling-edge triggered


CSE370, Lecture 14
12


The D latch


How do we make a D flip flop?
Falling edge-triggered flip-flop
If $\mathbf{C l} \mathbf{k}=\mathbf{1}$ then $\mathbf{X}=\mathbf{Y}=\mathbf{0}$ and SR-latch block
holds previous values of $\mathbf{Q}, \mathbf{Q}$ '
also $\mathbf{Z}=\mathbf{D}^{\prime}$ and $\mathbf{W}=\mathbf{Z}=\mathbf{D}$
When $\mathbf{C l k} \rightarrow \mathbf{0}$ then $\mathbf{Y}$ (set for SR-latch block) becomes $\mathbf{Z}^{\prime}=\mathbf{D}$
and $\mathbf{X}$ (reset for SR-latch block)
becomes W'=D'
so $\mathbf{Q}$ becomes $\mathbf{D}$
This is stable until $\mathbf{D}$ or the $\mathbf{C l k}$ switches
While $\mathbf{C l} \mathbf{k}=\mathbf{0}$, if $\mathbf{D}$ switches then $\mathbf{Z}$ becomes $\mathbf{0}$ and
$\mathbf{X}$ and $\mathbf{W}$ hold their previous values and $\mathbf{Y}=\mathbf{X}^{\prime}=\mathbf{D}$ as before.
CSE370, Lecture 14
16

Latches versus flip-flops

behavior is the same unless input changes while the clock is high


T flip-flop

- Full name: Toggle flip-flop
- Output toggles when input is asserted - If $\mathrm{T}=1$, then $\mathrm{Q} \rightarrow \mathrm{Q}^{\prime}$ when CLK $\uparrow$ - If $\mathrm{T}=0$, then $\mathrm{Q} \rightarrow \mathrm{Q}$ when CLK $\uparrow$


| $\operatorname{Input}(t)$ | $\mathrm{Q}(t)$ | $\mathrm{Q}(t+\Delta t)$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Clear and preset in flip-flops

- Clear and Preset set flip-flop to a known state - Used at startup, reset
- Clear or Reset to a logic 0
- Synchronous: $\mathrm{Q}=0$ when next clock edge arrives
- Asynchronous: $\mathrm{Q}=0$ when reset is asserted $\Rightarrow$ Doesn't wait for clock
$\Rightarrow$ Quick but dangerous
- Preset or Set the state to logic 1
- Synchronous: $\mathrm{Q}=1$ when next clock edge arrives
- Asynchronous: $\mathrm{Q}=1$ when reset is asserted $\Rightarrow$ Doesn't wait for clock
$\Rightarrow$ Quick but dangerous

