## Lecture 15

## - Logistics

HW5 due this Friday

- HW6 out today, due Friday Feb 20
- I will be away Friday, so no office hour
- Bruce Hemingway will teach the class.
- Last lecture
- Memory storage elements
$\Rightarrow$ Flip-flops and latches
- State diagrams
- Today
- Finish flip-flops and latches
- Registers
- Counters
- Start of Finite State Machine design (FSM)

CSE370, Lecture 15

The "WHY" slide

- Registers and Counters
- Registers and counters are very simple yet powerful examples of how you can use the basic memory elements to conduct productive behavior. They are used everywhere in a computer.

Terminology \& notation


The master-slave D



## T flip-flop

- Full name: Toggle flip-flop
- Output toggles when input is asserted
- If $\mathrm{T}=1$, then $\mathrm{Q} \rightarrow \mathrm{Q}^{\prime}$ when CLK $\uparrow$
- If $\mathrm{T}=0$, then $\mathrm{Q} \rightarrow \mathrm{Q}$ when CLK $\uparrow$


| Input $(t)$ | $\mathrm{Q}(t)$ | $\mathrm{Q}(t+\Delta t)$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Clear and preset in flip-flops

- Clear and Preset set flip-flop to a known state - Used at startup, reset
- Clear or Reset to a logic 0
- Synchronous: $\mathrm{Q}=0$ when next clock edge arrives
- Asynchronous: $\mathrm{Q}=0$ when reset is asserted $\Rightarrow$ Doesn't wait for clock $\Rightarrow$ Quick but dangerous
- Preset or Set the state to logic 1
- Synchronous: Q=1 when next clock edge arrives
- Asynchronous: $\mathrm{Q}=1$ when reset is asserted $\Rightarrow$ Doesn't wait for clock
$\Rightarrow$ Quick but dangerous


## Storage registers

- Basic storage registers use flip flops
- Example: 4 bit storage register



## Shift-register applications

- Parallel-to-serial conversion for signal transmission

- Pattern recognition (circuit recognizes 1001)


CSE370, Lecture 15

## Counters

- Ring counter: Sequence is $1000,0100,0010,0001$ - Assuming one of these patterns is the starting state

- Johnson counter: Sequence is $1000,1100,1110$, 1111, 0111, 0011, 0001, 0000


A binary counter

- Has logic between flip-flops


CSE370, Lecture 1
"States" for finite state machines are kept in the storage elements

- Combinational logic and storage elements
- Localized feedback loops
- Choice of storage elements alters the logic


CSE370, Lecture 15
16

## Drawing state diagrams

- Show input values on transition arcs
- Show output values in state nodes


CSE370, Lecture 15
18


## FSM design procedure (using counters)

1. Draw a state diagram
2. Draw a state-transition table
3. Encode the next-state functions - Minimize the logic using k-maps
4. Implement the design

We will use a '3-bit up counter' as an example

## 2. Draw a state-transition table

- Like a truth-table
- State encoding is easy for counters $\rightarrow$ Use count value

| current state |  | next state |  |
| :--- | :--- | :--- | :--- |
| 0 | 000 | 001 | 1 |
| 1 | 001 | 010 | 2 |
| 2 | 010 | 011 | 3 |
| 3 | 011 | 100 | 4 |
| 4 | 100 | 101 | 5 |
| 5 | 101 | 110 | 6 |
| 6 | 110 | 111 | 7 |
| 7 | 111 | 000 | 0 |

## 3. Encode the next state functions



## 4. Implement the design

- 3 flip-flops hold state
- Counter is synchronously clocked
- Minimized logic computes next state


CSE370, Lecture 15

