







































Summary: Timing issues with asynchronous inputs • For sequential logic circuits, timing issues have to be considered. Inputs are often asynchronous and can cause problems. • Different amount of delay at different part of the circuit can cause problems also. Solutions: Cascade flip flops in series Incorporate RS latch for debouncing Design to keep timing alignment in mind (length of wires, etc) CSE370, Lecture 17

21