## Lecture 23

## - Logistics

HW8 due Wednesday, March 11

- Ant extra credit due Friday, March 13
- Final exam, Wednesday March 18, 2:30-4:20 pm here
- Review session Monday, March 16, 4:30 pm, Place TBA
- Last lecture
- General FSM Minimization
- Today
- State encoding
$\Leftrightarrow$ One-hot encoding
$\Leftrightarrow$ Output encoding
- State partitioning

CSE370, Lecture 23
FSM-design procedure
1.State diagram
2. state-transition table
3. State minimization
4. State encoding
5. Next-state logic minimization
6. Implement the design


## A vending machine: Logic minimization



## A vending machine: Implementation



## State-encoding strategies

- No guarantee of optimality
- An intractable problem
- Most common strategies
- Binary (sequential) - number states as in the state table
- Random - computer tries random encodings
- Heuristic - rules of thumb that seem to work well $\Rightarrow$ e.g. Gray-code - try to give adjacent states (states with an arc between them) codes that differ in only one bit position
- One-hot - use as many state bits as there are states
- Output - use outputs to help encode states
- Hybrid - mix of a few different ones (e.g. One-hot + heuristic)


## One-hot encoding (con't)

- Often the best/convenient approach for FPGAs - FPGAs have many flip-flops
- Draw FSM directly from the state diagram
-     + One product term per incoming arc
- Complex state diagram $\Rightarrow$ complex design
- Many states $\Rightarrow$ many flip flops



## FSM partitioning

- Break a large FSM into two or more smaller FSMs
- Rationale
- Less states in each partition
$\Rightarrow$ Simpler minimization and state assignment
$\Rightarrow$ Smaller combinational logic
$\Rightarrow$ Shorter critical path
- But more logic overall
- Partitions are synchronous
- Same clock!!!

Example: Partition the machine

- Partition into two halves



## Introduce idle states for each partition

- SA and SB handoff control between machines




## Partitioning rules (con't)

Rule \#3: Multiple transitions with same source or destination Source $\Rightarrow$ Replace by transitions to idle state (SA) Destination $\Rightarrow$ Replace with exit transitions from idle state



Rule \#4: Hold condition for idle state "OR exit conditions and invert"


## Example: 6 state up/down counter

- Count sequence $\mathrm{S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2}, \mathrm{~S}_{3}, \mathrm{~S}_{4}, \mathrm{~S}_{5}$ - $\mathrm{S}_{2}$ goes to $\mathrm{S}_{\mathrm{A}}$ and holds, leaves after $\mathrm{S}_{5}$ - $\mathrm{S}_{5}$ goes to $\mathrm{S}_{\mathrm{B}}$ and holds, leaves after $\mathrm{S}_{2}$
- Down sequence is similar


CSE370, Lecture 23
22

## Example: 6 state up/down counter

- 4-state machines need 2 state bits each - total 4 state bits
- Enough to represent 16 states, though the combination of the two FSMs has only 6 different configurations
- Why do this?
- Each FSM may be much simpler to think about (and design logic for) than the original FSM (not here, though)
- Essential to do this partitioning for large FSMs


CSE370, Lecture 23

Minimize communication between partitions

- Ideal world: Two machines handoff control - Separate I/O, states, etc.
- Real world: Minimize handoffs and common I/O - Minimize number of state bits that cross boundary - Merge common outputs

Mealy versus Moore partitions

- Mealy machine partitioning is undesirable
- Inputs can affect outputs immediately
$\diamond$ "output" can be a handoff to another machine!!!
- Moore machine partitioning is desirable
- Input-to-output path always broken by a flip-flop
- But....may take several clock cycles for input to propagate to output

