

## Lecture 26

---

### ◆ Logistics

- HW8 due Friday
- Ant extra credit due Friday
- Final exam a week from today, 12/8 8:30am-10:20am here
- Review time/place TBA

### ◆ Last lecture

- Simplification

### ◆ Today

- State encoding
  - ↳ One-hot encoding
  - ↳ Output encoding


## Example: A vending machine

---


- ◆ 15 cents for a cup of coffee
- ◆ Doesn't take pennies or quarters
- ◆ Doesn't provide any change

- FSM-design procedure

1. State diagram
2. state-transition table
3. State minimization
4. State encoding
5. Next-state logic minimization
6. Implement the design



## A vending machine: State minimization




present state	inputs		next state	output open
	D	N		
0¢	0	0	0¢	0
	0	1	5¢	0
	1	0	10¢	0
	1	1	–	–
5¢	0	0	5¢	0
	0	1	10¢	0
	1	0	15¢	0
	1	1	–	–
10¢	0	0	10¢	0
	0	1	15¢	0
	1	0	15¢	0
	1	1	–	–
15¢	–	–	15¢	1

symbolic state table

## A vending machine: State encoding

present state		inputs		next state		output open
Q1	Q0	D	N	D1	D0	
0	0	0	0	0	0	0
		0	1	0	1	0
		1	0	1	0	0
		1	1	–	–	–
0	1	0	0	0	1	0
		0	1	1	0	0
		1	0	1	1	0
		1	1	–	–	–
1	0	0	0	1	0	0
		0	1	1	1	0
		1	0	1	1	0
		1	1	–	–	–
1	1	–	–	1	1	1

## A vending machine: Logic minimization




$$D1 = Q1 + D + Q0 N$$

$$D0 = Q0' N + Q0 N' + Q1 N + Q1 D$$

$$OPEN = Q1 Q0$$

## A vending machine: Implementation



## State encoding

---

- ◆ Assume  $n$  state bits and  $m$  states
  - $2^n / (2^n - m)!$  possible encodings
    - ✦ Example: 3 state bits, 4 states, 1680 possible state assignments
- ◆ Want to pick state encoding strategy that results in optimizing your criteria
  - FSM size (amount of logic and number of FFs)
  - FSM speed (depth of logic and fan-in/fan-out)
  - FSM ease of design or debugging

## State-encoding strategies

---

- ◆ No guarantee of optimality
  - An intractable problem
- ◆ Most common strategies
  - Binary (sequential) – number states as in the state table
  - Random – computer tries random encodings
  - Heuristic – rules of thumb that seem to work well
    - ✦ e.g. Gray-code – try to give adjacent states (states with an arc between them) codes that differ in only one bit position
  - One-hot – use as many state bits as there are states
  - Output – use outputs to help encode states
  - Hybrid – mix of a few different ones (e.g. One-hot + heuristic)

## One-hot encoding

---

- ◆ One-hot: Encode  $n$  states using  $n$  flip-flops
  - Assign a single "1" for each state
    - ↳ Example: 0001, 0010, 0100, 1000
  - Propagate a single "1" from one flip-flop to the next
    - ↳ All other flip-flop outputs are "0"
- ◆ The inverse: One-cold encoding
  - Assign a single "0" for each state
    - ↳ Example: 1110, 1101, 1011, 0111
  - Propagate a single "0" from one flip-flop to the next
    - ↳ All other flip-flop outputs are "1"
- ◆ "almost one-hot" encoding (modified one-hot encoding)
  - Use no-hot (000...0) for the initial (reset state)
  - Assumes you never revisit the reset state till reset again.


## One-hot encoding (con't)

---

- ◆ Often the best/convenient approach for FPGAs
  - FPGAs have many flip-flops
- ◆ Draw FSM directly from the state diagram
  - + One product term per incoming arc
  - - Complex state diagram  $\Rightarrow$  complex design
  - - Many states  $\Rightarrow$  many flip flops

## Example: A vending machine ... again

- ◆ 15 cents for a cup of coffee
- ◆ Doesn't take pennies or quarters
- ◆ Doesn't provide any change




### FSM-design procedure


1. State diagram
2. state-transition table
3. State minimization
4. State encoding
5. Next-state logic minimization
6. Implement the design

## One-hot encoded transition table

present state inputs				next state				output		
$Q_3$	$Q_2$	$Q_1$	$Q_0$	$D$	$N$	$D_3$	$D_2$	$D_1$	$D_0$	open
0	0	0	1	0	0	0	0	0	1	0
				0	1	0	0	1	0	0
				1	0	0	1	0	0	0
				1	1	-	-	-	-	-
0	0	1	0	0	0	0	0	1	0	0
				0	1	0	1	0	0	0
				1	0	1	0	0	0	0
				1	1	-	-	-	-	-
0	1	0	0	0	0	0	1	0	0	0
				0	1	1	0	0	0	0
				1	0	1	0	0	0	0
				1	1	-	-	-	-	-
1	0	0	0	-	-	1	0	0	0	1



## Designing from the state diagram




$$D_0 = Q_0 D' N'$$

$$D_1 = Q_0 N + Q_1 D' N'$$

$$D_2 = Q_0 D + Q_1 N + Q_2 D' N'$$

$$D_3 = Q_1 D + Q_2 D + Q_2 N + Q_3$$


$$\text{OPEN} = Q_3$$



CSE370, Lecture 26

## Output encoding

- ◆ Reuse outputs as state bits
  - Why create new functions when you can use outputs?
  - Bits from state assignments are the outputs for that state
    - ↳ Take outputs directly from the flip-flops




- ◆ ad hoc - no tools
  - Yields small circuits for most FSMs

CSE370, Lecture 26

14

# Vending machine

--- already in output encoding form




$$D_0 = Q_0 D' N'$$

$$D_1 = Q_0 N + Q_1 D' N'$$

$$D_2 = Q_0 D + Q_1 N + Q_2 D' N'$$

$$D_3 = Q_1 D + Q_2 D + Q_2 N + Q_3$$


$$OPEN = Q_3$$



# Example: Digital combination lock

◆ An output-encoded FSM


- Punch in 3 values in sequence and the door opens
- If there is an error the lock must be reset
- After the door opens the lock must be reset
- Inputs: sequence of number values, reset
- Outputs: door open/close






## Separate data path and control


- ◆ **Design datapath first**
  - After the state diagram
  - Before the state encoding
- ◆ **Control has 2 outputs**
  - Mux control to datapath
  - Lock open/closed



## Draw the state diagram



## Design the datapath



- ◆ Choose simple control
  - 3-wire mux for datapath
    - ☛ Control is 001, 010, 100
  - Open/closed bit for lock state
    - ☛ Control is 0/1

## Output encode the FSM


- ◆ FSM outputs
    - Mux control is 100, 010, 001
    - Lock control is 0/1
  - ◆ State are: S0, S1, S2, S3, or ERR
    - Can use 3, 4, or 5 bits to encode
    - Have 4 outputs, so choose 4 bits
      - ☛ Encode mux control and lock control in state bits
      - ☛ Lock control is first bit, mux control is last 3 bits
- S0 = 0001 (lock closed, mux first code)
- S1 = 0010 (lock closed, mux second code)
- S2 = 0100 (lock closed, mux third code)
- S3 = 1000 (lock open)
- ERR = 0000 (error, lock closed)

## FSM has 4 state bits and 2 inputs...

- ◆ Output encoded!
  - Outputs and state bits are the same
- ◆ How do we minimize the logic?
  - FSM has 4 state bits and 2 inputs (equal, new)
  - 6-variable kmap for all five states?
- ◆ Notice the state assignment is close to one-hot
  - ERR state (0000) is only deviation
  - Is there a clever design we can use?


## Encode 4 state bits

A clever way for ERR is to use Preset/reset in existing flipflops.



$$\begin{aligned}
 S_0+ &= S_0N' \\
 S_1+ &= S_0EN + S_1N' \\
 S_2+ &= S_1EN + S_2N' \\
 S_3+ &= S_2EN + S_3
 \end{aligned}$$

$$\begin{aligned}
 \text{Preset}_0 &= \text{start} \\
 \text{Preset}_{1,2,3} &= 0 \\
 \text{Reset}_0 &= \text{start}'(E'N + (Q_0+Q_1+Q_2+Q_3)') \\
 \text{Reset}_{1,2,3} &= \text{start} + (E'N + (Q_0+Q_1+Q_2+Q_3)')
 \end{aligned}$$



## FSM design

- FSM-design procedure
  1. State diagram
  2. state-transition table
  3. State minimization
  4. State encoding
  5. Next-state logic minimization
  6. Implement the design