

Sequential Logic

Programming Language Analogy:

→ One statement = Combinational Logic

eg. $Sum = f(A, B, C)$

$Sum = A + B + C$

→ Multiple statements = Sequential Logic

eg.
$$\left. \begin{aligned} Sum &= A + B; \\ Sum &= Sum + C; \\ Sum &= Sum + D; \end{aligned} \right\} \underline{3 \text{ steps}}$$


Time/Space Tradeoff:

Combinational: fast, expensive



Sequential: slower, cheaper

* Need way to save output of one step to be used on the next step.


⇒ Register



Abstraction



Register




Close-up of clock edge

t_{su} = Setup time
 t_h = hold time
 t_{pd} = "clk-to-Q", propagation delay.

} must obey

* $\Rightarrow$ All registers sample inputs simultaneously


Example



More complex Shift registers:

- * PARALLEL LOAD
- * SHIFT/NO SHIFT
- * RIGHT/LEFT
- * PARALLEL OUTPUT

Example




clock ↑ causes
current ← next


step	in	current	next
0	1	?	
1			
2			
3			
4			
5			
6			

State Diagram

n-bit register



Register with Reset




12-782 500 SHEETS FILLER 5 SQUARE
42-381 50 SHEETS EYE-EASE 5 SQUARE
42-382 100 SHEETS EYE-EASE 5 SQUARE
42-383 100 SHEETS EYE-EASE 5 SQUARE
42-384 100 SHEETS EYE-EASE 5 SQUARE
42-385 100 SHEETS EYE-EASE 5 SQUARE
42-386 100 SHEETS EYE-EASE 5 SQUARE
42-387 100 SHEETS EYE-EASE 5 SQUARE
42-388 100 SHEETS EYE-EASE 5 SQUARE
42-389 100 SHEETS EYE-EASE 5 SQUARE
42-390 100 SHEETS EYE-EASE 5 SQUARE
42-391 100 SHEETS EYE-EASE 5 SQUARE
42-392 100 SHEETS EYE-EASE 5 SQUARE
42-393 100 SHEETS EYE-EASE 5 SQUARE
42-394 100 SHEETS EYE-EASE 5 SQUARE
42-395 100 SHEETS EYE-EASE 5 SQUARE
42-396 100 SHEETS EYE-EASE 5 SQUARE
42-397 100 SHEETS EYE-EASE 5 SQUARE
42-398 100 SHEETS EYE-EASE 5 SQUARE
42-399 100 SHEETS EYE-EASE 5 SQUARE
42-400 100 SHEETS EYE-EASE 5 SQUARE
Made in U.S.A.




Enabled Register

Register samples on CLK ↑ only when CE == 1.






Example



		CLR	EN	current	next
step	0	1	0	?	
	1				
	2				
	3				
	4				
	5				
	6				

"COUNTERS"



1-BIT BINARY COUNTER



2-BIT BINARY COUNTER

3-BIT BINARY COUNTER

N-BIT BINARY COUNTER


BINARY COUNTERS

1 Bit




Q^t	Q^{t+1}
0	1
1	0
0	1

2 Bits



Q^t	Q^{t+1}
00	01
01	10
10	11
11	00
00	01

3 Bits





State Diagrams


Graphical representation of a Sequential Circuit.
Registers contain the STATE.

n registers $\Rightarrow 2^n$ states

Circuit may do something different in each different state.



State Diagram



Arrows: Change in state caused by clock tick.

Each state has _____ out-going arrows.


State Transition

Stats Diagrams (cont)

Given input order / output order


Reduce # of arrows by using X's for inputs

Example



State Diagram

State Table

ExampleState Table

in	Current		next		out
	S_1	S_0	S_1^+	S_0^+	

State Diagram

SYNTHESIS

ANALYSIS

Design Problem

A circuit has two inputs A, B , and one output F .

A, B, F start at 0.

The circuit waits for $A=1$, then $B=1$, and
then turns on F .


If $B=1$ happens before $A=1$, F is never turned on.

MEMORY (RAM) (1-D Array, Vector)

N locations, M bits per location (word size)
Address: $\log N$ bits

$\Rightarrow N$ M -bit registers

e.g. 4 locations, 8-bit words.



WRITE: $\text{if}(\text{Write}) \text{MEM}[\text{WriteAddress}] = \text{WriteData};$

Each clock we can write a value into 1 location register.

WriteAddress $\xrightarrow{\log N}$ specifies which register.

WriteData $\xrightarrow{M}$ gives the data to be stored.

Write $\longrightarrow$ Control specifies whether to write

How do we implement the WRITE function?

READ: $\text{ReadData} = \text{MEM}[\text{ReadAddress}];$

We can read one location at a time. (only look at it)


ReadAddress $\xrightarrow{\log N}$ specifies which register.

ReadData $\xleftarrow{M}$ Data in register.

Non-Destructive $\Rightarrow$ No Read Control.

How do we implement the READ function?

Example: 4×8 Memory



Extend to any size memory!

PROCESSOR

Each instruction performs an operation on data.


$A = B + C$;
 $Z = X - Y$;
 $i = i + 1$;

* Variables are stored in memory.

* Each variable is allocated to a location.

eg.

i	0	
A	1	
X	2	
B	3	
Y	4	
C	5	
	:	



Compiler does this assignment:

$A = B + C \Rightarrow M[1] \leftarrow M[3] + M[5];$
 1 MACHINE instruction

For each instruction:

Read 2 values from Memory
 Perform operation
 Write result back to Memory