Re: Prob #4

Mike Shafer (shafer@cs.washington.edu)
Mon, 10 Feb 1997 21:03:42 -0800 (PST)

What does this line mean????
For part 3, construct a schematic for part3 which will not have any
(I1,I2,I3,I4,I5).

Mike