Memory Hierarchy & Data Locality

CSE 373 Data Structures & Algorithms Ruth Anderson

10/31/2012

10/31/2012

Today's Outline

2

• Admin:

- HW #4 Partner Selection due TONIGHT, October 31 at 11pm – send email to Tanvir
- Today
 - Hashing
 - Memory Hierarchy and Locality

10/31/2012



1

Definitions Cycle – (for our purposes) the time it takes to execute a single simple instruction. (ex. Add 2 registers together) Memory Latency – time it takes to access memory

















Cache Facts

• Each level is a **sub-set** of the level below.

Definitions:

- Cache Hit address requested is in cache
- Cache Miss address requested is NOT in cache
- **Block or Page size** the number of contiguous bytes moved from disk into memory

14

• Cache line size - the number of contiguous bytes moved from memory into cache

10/31/2012





