











TLB Miss Means Either ...

- The page is present ==> only a TLB entry must be created
 The page is not present (i.e. page table entry for the virtual address has 0 valid bit), a page fault exception is signaled
 - The exception flushed the instruction, put the PC in the exception program counter (EPC) and interrupted the processor.
 - The operating system, checking the cause, discovers a page fault was signaled, and knowing this is a time consuming operation, saves the state: GP and FP registers, Page Table Address, EPC & Cause.

 - What address is needed:

 Instruction Page Fault, find address in EPC.
 - Data Page Fault, compute address from Inst.
 - · OS then:
 - Finds disk address in page table entry.
 Chooses victim to replace; writes back if dirty bit set.
 - Initiates read of disk block.

Protection Through Virtual Memory

A multi-user environment requires protection Virtual address spaces are logically separate as long as they never reference the same physical page Operating System sets page tables Two execution modes: user/supervisor Page table address must be supervisor readable Sharing can be assisted with "write protection" or read/write bits

Context switching can be assisted when there is a TLB by extending the tag field of TLB entry with a process ID

Matches require both the address and the ID to match

Exercise	25
Memory	
Address 000000ac 000000b0 000000b4	Contents Page Table Address: 0000e0a8
000080ac 000080b0 000080b4	
0000e0ac 0000e0b0 0000e0b4	80000000 8000000e 8000a0b4
Assuming 4K p what are the co	ages and "big-endian" addressing, i.e. the 0 byte of a word is the msb end, intents of the memory location at the virtual address 000020b7?
The TLB physic	al page number for tag 00002 would be?
Assuming 4K p the tag field?	ages and assuming the physical address from the TLB is 000000b4, what is