













Operation	RegDst	RegWrite	ALUSrc	ALUOp	MemWrite	MemRead	MemToRe
add	1	1	0	010	0	0	0
sub	1	1	0	110	0	0	0
and	1	1	0	000	0	0	0
or	1	1	0	001	0	0	0
slt	1	1	0	111	0	0	0
lw	0	1	1	010	0	1	1
SW	X	0	1	010	1	0	X
						-	
beq	Х	0	0	110	0	0	Х
beq sw and lw and The add	X I beq ar sw are y also d ress	0 e the only the only i epend or	0 v instruct nstructi n the AL	110 ctions th ons tha U to co	0 nat don't w t use the c mpute the	0 rite any re constant fi effective	X egisters eld. memory



LUYIC AITAY								
nput or output	Signal name	R-format	lw	sw	beq			
Inputs	Op5	0	1	1	0			
	Op4	0	0	0	0			
	Op3	0	0	1	0			
	Op2	0	0	0	1			
	Op1	0	1	1	0			
	Op0	0	1	1	0			
	RegDst	1	0	x	Х			
Outputs	ALUSIC	0	1	1	0			
	MemtoReg	0	1	Х	х			
	RegWrite	1	1	0	0			
	MemRead	0	1	0	0			
	MemWrite	0	0	1	0			
	Branch	0	0	0	1			
	ALUOp1	1	0	0	0			
	ALUOp0	0	0	0	1			



















