

Pipelining	g Proces	sors
We've seen 2 possible imp architecture	olementatio	ns of the MIPS
A single-cycle datapath e clock cycle, but the cycle		-
A multicycle datapath ha instruction requires many		•
Pipelining gives the best o		
just about every moderr	n processo	ſ
 just about every modern Cycle times are short so But we can still execute a 	clock rates a	re high
 Cycle times are short so 	clock rates a	re high
 Cycle times are short so But we can still execute a 	clock rates a an instruction CPI = 1	re high in about 1 clock cycle!

Instruction execution review


Executing a MIPS instruction can take up to five


Step	Name	Description
Instruction Fetch	IF	Read an instruction from memory
Instruction Decode	ID	Read source registers;generate control signals
Execute	EX	Compute an R-type result or branch outcome
Memory	MEM	Read or write the data memory
Writeback	WB	Store a result in the destination register


But as we saw, not all instructions need all steps


Instruction	Steps required				
beq	IF	ID	EX		
R-type	IF	ID	EX		WB
sw	IF	ID	EX	MEM	
lw	IF	ID	EX	MEM	WB


7





















































	ttempts to maximize instruction throughput pping the execution of multiple instructions
Pipelining o	ffers amazing speedup
	est case, one instruction finishes on every cycle, and edup is equal to the pipeline depth
	e datapath is much like the single-cycle one, added pipeline registers
✤ Each st	age needs is own functional units
	e'll see the datapath and control, and walk an example execution