Instruction Level Parallelism (ILP)

Preserve the sequential semantics of the ISA but... try to execute as many instructions at once as we can.

- Review of dependences
- Review of dependences
 Renaming to eliminate false dependences
 Scoreboarding: hardware out-of-order execution
- Tomasulo's Algorithm: OOO execution + renaming

Review: Dependences

- · Read-after-write (RAW) - ADD \$6, \$4, \$5 ADDI \$7, \$6, 2 Also known as a "flow dependence"
 Also known as a "true dependence"
- Write-after-read (WAR) - ADD \$6, \$4 , \$5 ADDI \$4, \$4, 2 - Also known as an "anti-dependence"
- Write-after-write (WAW) – ADD \$6, \$4, \$5 ÄDD \$6, \$4, \$5
- WAR and WAW are "false dependences"
 The dependences have to do with names, not values
 They can be eliminated by "re-writing the code"











Pipelines: Going Faster

- How can we improve the performance of the 5-stage pipeline?
- We could try making the pipeline deeper i.e., breaking individual stages up into multiple stages Ideally, a 10-stage pipeline should support a cycle time about double that of a 5-stage, but
 - » Hazards become more costly
 » Flushes (e.g., mispredicted branches) become more expensive
 - Diminishing returns...
- · Additionally, some operations take a lot longer than others For example:

 - » Cache misses...
 » floating point is slower than integer arithmetic
 How should we deal with that?





Pipelines: Going Wide

- · We have two basic choices:
- Only one instruction may be in EX stage, no matter how long it takes it to get through there, or...
 Let's cram instructions into EX as fast as we can
- · Which should we do? - Reminder: We're trying to go fast...
- Putting multiple functional units in parallel is both a problem and an opportunity
- The Opportunity:
- He upportunity:
 Hey, this is great! Why don't I just stuff a bunch of ALUs, some memory interfaces, some float units, etc. in there?
 More hardward -- higher performance?
 In fact, why don't I issue more than one instruction per cycle?!!!
 "multi-issue" -- NOT part of today's material, but not far from it





Scoreboarding

- In order issue
 Out of order execution
 Out of order completion
- In order issue
 Out of order execution
- Out of order completion
 Register renaming to eliminate WAW and WAR dependences

Modern processors

 Descendants of Tomasulo
 Add a "re-order buffer" to achieve in-order completion » Enables precise interrupts

14

16



Scoreboarding

· Data path now has two largely decoupled pieces:

- IF fetches an instruction each cycle
 There is a small window (buffer) of already fetched instructions
 If issue stalls, the buffer fills
 When instructions complete, they leave the buffer
- Scoreboarding: 4-stage execution
- sisue check structural /WAW hazards (stall until clear)
 Read ops check RAW (wait till operands ready, read regs)
 Execute execute operation. Notify scoreboard when done
 Write check for WAR (stall write until clear)





Scoreboard Summary

- Speedup 1.7 from compiler; 2.5 by hand

 BUT slow memory (no cache)

 Limitations of 6600 scoreboard

 - No forwarding (First write register then read it)
 - Limited to instructions in basic block (small window)

 - Number of functional units(structural hazards)Wait for WAR hazards

19

- Prevent WAW hazards

Another Dynamic Algorithm: Tomasulo Algorithm

- For IBM 360/91 about 3 years after CDC 6600 (1966)
 Goal: High Performance without special compilers
- Differences between IBM 360 & CDC 6600 ISA
- IBM has only 2 register specifiers/instr vs. 3 in CDC 6600 - IBM has 4 FP registers vs. 8 in CDC 6600
- (x86 has 4 general purpose integer registers...)
 Led to Alpha 21264, HP 8000, MIPS 10000, Pentium II, PowerPC 604, ...







Tomasulo Algorithm vs. Scoreboard

- Control & buffers <u>distributed</u> with Function Units (FU) vs. centralized in scoreboard;
- FU buffers called <u>"reservation stations</u>"; have pending operands
 Registers in instructions replaced by values or pointers to reservation stations(RS); called <u>register renaming</u>;
- avoids WAR, WAW hazards
 More reservation stations than registers, so can do optimizations compilers can't
- Results to FU from RS, <u>not through registers</u>, over <u>Common Data Bus</u> that broadcasts results to all FUs
- Load and Stores treated as FUs with RSs as well
 Integer instructions can go past branches, allowing FP ops beyond basic block in FP queue

Three Stages of Tomasulo Algorithm

1. Issue—get instruction from FP Op Queue

If reservation station free (no structural hazard), control issues instr & sends operands (renames registers).

- 2. Execution—operate on operands (EX)
- When both operands ready then execute; if not ready, watch Common Data Bus for result
- 3. Write result-finish execution (WB) Write on Common Data Bus to all awaiting units; mark reservation station available
- Where's the register renaming?
 - FU's may wait to hear a result produced by a particular other FU that's a new name - Reservation stations copy the operand values - that's new names

Tomasulo Example Cycle 57



out-of-order execution, completion

Tomasulo v. Scoreboard (IBM 360/91 v. CDC 6600)

Pipelined Functional Units (6 load, 3 store, 3 +, 2 x/+) window size: ≤ 14 instructions No issue on structural hazard WAR: renaming avoids WAW: renaming avoids Broadcast results from FU Control: reservation stations

Multiple Functional Units (1 load/store, 1 + , 2 x, 1 +) ≤ 5 instructions same

25

stall completion stall completion Write/read registers central scoreboard