Do Not Open The Test Until Told To Do So

MIPS Reference Data



1

					1000 C			
CORE INSTRUCTI	ON SE	т						
	MNE-				OPCODE/			
	MON-				FUNCT			
NAME	IC	MAT	(<i>U</i>		(Hex)			
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	0 / 20 _{hex}			
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm (1))(2)	8 _{hex}			
Add Imm. Unsigned	addiu	1	R[rt] = R[rs] + SignExtImm	(2)	9 _{hex}			
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		0 / 21 _{hex}			
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 _{hex}			
And Immediate	andi	1	R[rt] = R[rs] & ZeroExtImm	(3)	c _{hex}			
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 _{hex}			
Branch On Not Equa	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 _{hex}			
Jump	j	J	PC=JumpAddr	(5)	2 _{bex}			
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3 _{bex}			
Jump Register	jr	R	PC=R[rs]		0 / 08 _{hex}			
	-		R[rt]={24'b0,M[R[rs]					
Load Byte Unsigned Load Halfword		1	R[rt]={16'b0,M[R[rs]	(2)	24 _{hex}			
Unsigned Load Upper Imm.	lhu lui	I I	+SignExtImm](15:0)} R[rt] = {imm, 16'b0}	(2)	25 _{hex} f _{hex}			
Load Word	lw	1	R[rt] = M[R[rs]+SignExtImm]	(2)	^{thex} 23 _{hex}			
				(2)	2-3hex			
Nor	nor	R	$R[rd] = \sim (R[rs] R[rt])$		0 / 27 _{hex}			
Or	or	R	R[rd] = R[rs] R[rt]		0 / 25 _{hex}			
Or Immediate	ori	I	R[rt] = R[rs] ZeroExtImm	(3)	d _{hex}			
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		0 / 2a _{hex}			
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm) ? 1 : 0	(2)	a _{hex}			
Set Less Than Imm. Unsigned	sitiu	I	R[rt] = (R[rs] < SignExtImm) ? 1 : 0 (2))(6)	b _{hex}			
Set Less Than Unsigned	sltu	R	$R[rd] = (R[rs] \le R[rt]) ? 1 : 0$	(6)	0 / 2b _{hex}			
Shift Left Logical	sll	R	$R[rd] = R[rt] \le shamt$		0 / 00 _{hex}			
Shift Right Logical	srl	R	R[rd] = R[rt] >> shamt		0 / 02 _{hex}			
Store Byte	sb	I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	28_{hex}			
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29_{hex}			
Store Word	SW	I	M[R[rs]+SignExtImm] = R[rt]	(2)	2b _{hex}			
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	0 / 22 _{hex}			
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		0 / 23 _{hex}			
0 -			se overflow exception					
			mm = { 16{immediate[15]}, imm	edia	te }			
			$mm = \{ 16\{1b'0\}, immediate \}$	adia4	a 2160)			
	(5) Jur	npAdo	ddr = { 14{immediate[15]}, imme tr = { PC+4[31:28], address, 2'b	al 0 }	., 200 j			
			s considered unsigned numbers (v		s comp.)			
BASIC INSTRUCTION FORMATS								
R opcode	rs		rt rd shamt	T	funct			
31 26		21 20		65	0			
I opcode	rs		rt immedia	te				
31 26	25	21 20			0			
J opcode 31 26	25		address		0			

ARITHMETIC CO	RE INS	TRU	ICTION SET (2)	OPCODE/
	MNE-		0	FMT / FT/
	MON-	FOR		FUNCT
NAME	IC	MAT	OPERATION	(Hex)
Branch On FP True	bc1t	FI	if(FPcond)PC=PC+4+BranchAddr (4) 11/8/1/
Branch On FP Faise	bclf	FI	if(!FPcond)PC=PC+4+BranchAddr(4) 11/8/0/
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0///1a
Divide Unsigned	divu	R.	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6) 0///1b
FP Add Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add Double	add.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} + {F[ft],F[ft+1]}$	11/11//0
FP Compare Single	c.x.s*	FR	FPcond = (F[fs] op F[ft])?1:0	11/10//y
FP Compare Double	c.x.d*	FR	$FPcond = ({F[fs], F[fs+1]} op {F[ft], F[ft+1]})? 1:0$	11/11//y
		op is :	==, <, or <=) (y is 32, 3c, or 3e)	
FP Divide Single	div.s	FR.		11/10//3
FP Divide Double	div.d	FR	${F[fd], F[fd+1]} = {F[fs], F[fs+1]} / {F[ft], F[ft+1]}$	11/11//3
FP Multiply Single	mul.s	FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply Double	mul.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} * {F[ft],F[ft+1]}$	11/11//2
FP Subtract Single	sub.s	FR	F[fd]=F[fs] - F[ft]	11/10//1
FP Subtract Double	sub.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} - {F[ft],F[ft+1]}$	11/11//1
Load FP Single	lwc1	1	F[rt]=M[R[rs]+SignExtImm] (2) 31///
Load FP Double	ldcl	I	F[rt]=M[R[rs]+SignExtlmm]; (2 F[rt+1]=M[R[rs]+SignExtlmm+4]) 35//
Move From Hi	mfhi	R	R[rd] = Hi	0 ///10
Move From Lo	mflo	R	R[rd] = Lo	0 ///12
Move From Control	mfc0	R	R[rd] = CR[rs]	10 /0//0
Multiply	mult	R	${Hi,Lo} = R[rs] * R[rt]$	0///18
Multiply Unsigned	multu	R	${Hi,Lo} = R[rs] * R[rt]$ (6) 0///19
Store FP Single	swcl	I	M[R[rs]+SignExtImm] = F[rt] (2)) 39///
Store FP Double	sdc1	I	$ \begin{split} M[R[rs]+SignExtImm] &= F[rt]; \\ M[R[rs]+SignExtImm+4] &= F[rt+1] \end{split} $) 3d///

FLOATING POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	funct
	31 26	25 21	20 16	15 11	10 6	5 0
Fl	opcode	fint	ft		immediate	
	31 26	25 21	20 16	15		0

PSEUDO INSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs] <r[rt]) pc="Label</td"></r[rt])>
Branch Greater Than		if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	if(R[rs]<=R[rt]) PC = Label
Branch Greater Than or Equal	bge	if(R[rs]>=R[rt]) PC = Label
Load Immediate	1i	R[rd] = immediate
Move	move	R[rd] = R[rs]

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?		
\$zero	0	The Constant Value 0	N.A.		
\$at	1	Assembler Temporary	No		
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No		
\$a0-\$a3	4-7	Arguments	No		
\$t0-\$t7	8-15	Temporaries	No		
\$s0-\$s7	16-23	Saved Temporaries	Yes		
\$t8-\$t9	24-25	Temporaries	No		
\$k0-\$k1	26-27	Reserved for OS Kernel	No		
\$gp	28	Global Pointer	Yes		
\$sp	29	Stack Pointer	Yes		
\$fp	30	Frame Pointer	Yes		
Sra	31	Return Address	Yes		

Copyright 2007 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 3rd ed. revised

Midterm Exam – CSE378 Autumn 2008

This is closed book, closed notes, closed calculator and closed neighbor.

- 2. [3 points] Covert the hexadecimal number 3D2AE1F7 to binary representation.
- 3. [3 points] MIPS calling conventions reserves registers for passing arguments to a function. Give their names: ______
- 4. [5 points] Write MIPS assembly code to put 0x1234ABCD into register \$1.

5. [4 points] With a beq instruction it is possible to branch to addresses in what range?

[5 points] Using the "green card", translate the following machine code into MIPS code – be sure to include the correct register names, addresses, immediate values, etc. represented in the order they would appear in the MIPS instruction. (Hint: mark the boundaries between the instruction's fields.)

1010 1101 1010 1001 0000 0000 0011 0010 _____

6. [5 points] MIPS hardware does not directly implement the pseudo-instruction: bge \$7, \$8, location

but rather the assembler generates appropriate real instructions that implement this behavior. Show the kind of MIPS code it might create for this instruction.


7. [7 points total] a) Suppose that \$t0 holds the base address of an array of integers,A. Give MIPS code that loads the value of A[5] into register \$t2. (Hint: You can do this inn one instruction.)

b) Suppose that t0 holds the base address of an array of integers, A, and t1 holds the current value of an integer, n. Give MIPS code that loads the value of A[n] into register t2.


- 8. [5 points] Function A calls function B. Function B calls function C. Function A cares about the values it has stored in registers \$s0 and \$s1. Function B does not use registers \$s0 and \$s1. Function C does use registers \$s0 and \$s1.
 - a. Who, if anyone should save registers \$s0 and \$s1?
 - b. Who, if anyone should restore registers \$s0 and \$s1?
 - c. If someone were going to save registers \$s0 and \$s1, where should they save them?

9. [25 points] Write a MIPS function that finds the two largest values in the array int A[n]. Assume \$a0 contains the address of A, and \$a1 contains n, the number of elements in array A. You should place the largest value in \$v0 and the second largest in \$v1. You may use pseudo instructions for this question.


10. [7 points] In the diagram below, highlight in color those portions of the circuit that are *active when computing the address for a branch instruction*. (Note, other portions will be active in this single cycle implementation; mark *only those portions that contribute to the address* calculation, including control.)



- 11. [3 points] Give the control lines (but not their settings) that need to be used to implement the *whole* branch instruction above.
- 12. [7 points] In the accompanying diagram mark in color those portions of the circuit active during the second cycle of our multicycle processor design.



DPCODES, BASE CONVERSION, ASCII SYMBOLS										
MIPS	(1) MIPS	(2) MIPS			Deci-		ASCII	Deci-	Hexa-	ASCI
opcode	funct	funct	Bi	nary	mal	deci-	Char-	mal	deci-	Char-
(31:26)	(5:0)	(5:0)				mal	acter		mal	acter
(1)	s11	add.f		0000	0	0	NUL	64	40	@
		sub.f	00	0001	1	1	SOH	65	41	Ă
j	srl	mul.f	00	0010	2	2	STX	66	42	в
jal	sra	div.f	00	0011	3	3	ETX	67	43	С
beq	sllv	sgrt.f	00	0100	4	4	EOT	68	44	D
bne		abs.f	00	0101	5	5	ENQ	69	45	Е
blez	srlv	mov.f	00	0110	6	6	ACK	70	46	F
bgtz	srav	neg <i>f</i>		0111	7	7	BEL	71	47	G
addi	jr	.,	00	1000	8	8	BS	72	48	Ĥ
addiu	jalr			1001	9	9	HT	73	49	I
slti	movz		00	1010	10	a	LF	74	4a	J
sltiu	movn			1011	11	b	VT	75	4b	ĸ
andi	syscall	round.w.f			12	c	FF	76	4c	Ľ
ori	break	trunc.w.f		1101	13	ď	CR	77	4d	M
xori	SECON.	ceil.w.f		1110	14	e	SO	78	4e	N
				1111	15	f	SI	79	4f	ö
lui	sync mfhi	floor.w.f		0000	16	10	DLE	80	50	- <u>P</u>
(\mathbf{n})										
(2)	mthi	c		0001	17	11	DC1	81	51	Q
	mflo	movz.f		0010	18	12	DC2	82	52	R
	mtlo	movn.f		0011	19	13	DC3	83	53	S
				0100	20	14	DC4	84	54	T
				0101	21	15	NAK	85	55	U
			01	0110	22	16	SYN	86	56	V
			01	0111	23	17	ETB	87	57	W
	mult		01	1000	24	18	CAN	88	58	X
	multu		01	1001	25	19	EM	89	59	Y
	div			1010	26	la	SUB	90	5a	Ż
	divu			1011	27	16	ESC	91	5b	ĩ
	dive			1100	28	10	FS	92	5c	
				1101	29	1d	GS	93	5d	
				1110	30	le		94	5e	j
							RS			
				1111	31	lf	US	95	5f	
16	add	cvt.s.		0000	32	20	Space	96	60	
lh	addu	cvt.d.∫		0001	33	21	!	97	61	a
lwl	sub			0010	34	22		98	62	ь
lw	subu			0011	35	23	#	99	63	с
lbu	and	cvt.w.f		0100	36	24	\$	100	64	d
lhu	or		10	1010	37	25	%	101	65	e
lwr	xor		10	0110	38	26	&	102	66	f
	nor		10	0111	39	27	,	103	67	g
sb			10	1000	40	28	(104	68	h
sh				1001	41	29		105	69	ï
swl	slt			1010	42	2a) *	106	ба	j
SW	sltu			1011	43	2b	+	107	6b	k
~ //				1100	44	- <u>20</u>		107		Î
				1100	44	20 2d	,	108	60 6d	m
				1110	45 46	2a 2e	-			
swr cache				1110	40	2e 2f	;	110	6e 6f	n
					47	30				0
11	tge	c.f.f		0000			0	112	70	р
lwc1	tgeu	c.un.f		0001	49	31	1	113	71	q
lwc2	tlt	c.eq.f		0010	50	32	2	114	72	r
pref	tltu	c.ueq.f		0011	51	33	3	115	73	S
	teq	c.olt.f		0100	52	34	4	116	74	t
ldc1		c.ult.f	11	0101	53	35	5	117	75	u
ldc2	tne	c.ole <i>f</i>	11	0110	54	36	6	118	76	v
		c.ule.	11	0111	55	37	7	119	77	w
sc		c.sf.f		1000	56	38	8	120	78	x
swcl		c.ngle.f		1001	57	39	9	121	79	ÿ
swc1 swc2		c.seq.f		1010	58	3a	:	122	7a	z
				1011	59	3b		122	7b	
		c.ngl <i>f</i>					;	123	70 7c	
		c.lt/		1100	60	3c	<			ļ
sdc1		c.lt.f c.nge.f	11	1101	61	3d	=	125	7d	- }
sdc1 sdc2		c.lt/	11 11							



5	AdES	Address Error Excep- tion (store)	11	CpU	Coprocessor Unimplemented
6	IBE	Bus Error on Instruction Fetch	12	Οv	Arithmetic Overflow Exception
7	DBE	Bus Error on Load or Store	13	Tr	Trap
8	Sys	Syscall Exception	15	FPE	Floating Point Exception

SIZE PREFIXES (10^x for Disk, Communication; 2^x for Memory)

	PRE-		PRE-		PRE-		PRE-		
SIZE	FIX	SIZE	FIX	SIZE	FIX	SIZE	FIX		
$10^3, 2^{10}$) Kilo-	10 ¹⁵ , 2 ⁵⁰	Peta-	10-3	milli-	10-15	femto-		
106, 220) Mega-	10 ¹⁸ , 2 ⁶⁰	Exa-	10 ⁻⁶	micro-	10-18	atto-		
109, 230) Giga-	10 ²¹ , 2 ⁷⁰	Zetta-	10-9	nano-	10-21	zepto-		
1012, 24	0 Tera-	10 ²⁴ , 2 ⁸⁰	Yotta-	10-12	pico-	10-24	yocto-		
The symb	he symbol for each prefix is just its first letter, except μ is used for micro.								

(1) opcode(31:26) == 0 (2) opcode(31:26) == 17_{ten} (11_{hex}); if fmt(25:21)==16_{ten} (10_{hex}) f = s (single); if fmt(25:21)=-17_{ten} (11_{hex}) f = d (double)

Copyright 2007 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 3rd ed. revised