## Do Not Open The Test Until Told To Do So

|  | $\mathbf{R}$ | $\mathbf{e l}$ | nce Data |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CORE INSTRUCTION SET |  |  |  |  |  |
| NAME | MNEMON. IC |  | OPERATION (in Verilog) |  | OPCODE/ <br> FUNCT <br> (Hex) |
| Add | add | R | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rs}]+\mathrm{R}[\mathrm{rt}]$ | (1) | $0 / 20_{\text {hex }}$ |
| Add Immediate | addi | 1 | $\mathrm{R}[\mathrm{rt}]=\mathrm{R}[\mathrm{rs}]+$ SignExtImm | (1)(2) | 8 hex |
| Add Imm. Unsigned | addiu | 1 | $\mathrm{R}[\mathrm{rt}]=\mathrm{R}[\mathrm{rs}]+$ SignExtlmm | (2) | $9_{\text {hex }}$ |
| Add Unsigned | addu | R | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rs}]+\mathrm{R}[\mathrm{rt}]$ |  | $0 / 21_{\text {hax }}$ |
| And | and | R | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rs}]$ \& $\mathrm{R}[\mathrm{rt}]$ |  | $0 / 24_{\text {hex }}$ |
| And Immediate | andi | 1 | $\mathrm{R}[\mathrm{rt}]=\mathrm{R}[\mathrm{rs}]$ \& ZeroExtlmm | (3) | $\mathrm{c}_{\text {hex }}$ |
| Branch On Equal | beq | 1 | $\begin{aligned} & \text { if }(\mathrm{R}[\mathrm{rs}]==\mathrm{R}[\mathrm{rt}]) \\ & \mathrm{PC}=\mathrm{PC}+4 \div \text { BranchAddr } \end{aligned}$ | (4) | $4_{\text {hex }}$ |
| Branch On Not Equal br | bne | 1 | $\begin{aligned} & \mathrm{if}(\mathrm{R}[\mathrm{rs}]!=\mathrm{R}[\mathrm{rt}]) \\ & \mathrm{PC}=\mathrm{PC}+4+\mathrm{Branch} A d d r \end{aligned}$ | (4) | 5 hex |
| Iump | $j$ | 1 | PC= Jumpaddr | (5) | $2_{\text {hex }}$ |
| Jump And Link | jal | J | $\mathrm{R}[31]=\mathrm{PC}+8 ; \mathrm{PC}=\mathrm{JumpAddr}$ | (5) | 3 bex |
| Jump Register | jr | R | $\mathrm{PC}=\mathrm{R}[\mathrm{rs}]$ |  | $0 / 08_{\text {bex }}$ |
| Load Byte Unsigned | 1 bu | 1 | $\begin{aligned} \mathrm{R}[\mathrm{rt}]= & \left\{24^{\prime} \mathrm{b} 0, \mathrm{M}[\mathrm{R}[\mathrm{rs}]\right. \\ & 1 \text { SignExtInnn] }(7: 0)\} \end{aligned}$ | (2) | $24_{\text {hex }}$ |
| Load Halfword Unsigned | lhu | 1 | $\begin{aligned} \mathrm{R}[\mathrm{rt}]= & \{16 \mathrm{~b} 0, \mathrm{M}[\mathrm{R}[\mathrm{rs}] \\ & + \text { SignExtImm }](15: 0)\} \end{aligned}$ | (2) | $25_{\text {hex }}$ |
| Load Upper Imm. | lui | 1 | $\mathrm{R}[\mathrm{rt}]=\left\{\mathrm{imm}, 16^{\prime} \mathrm{b} 0\right\}$ |  | $\mathrm{f}_{\text {lex }}$ |
| Load Word | 1 w | 1 | $\mathrm{R}[\mathrm{rt}]=\mathrm{M}[\mathrm{R}[\mathrm{rs}]+$ SignExtImm $]$ | (2) | $23_{\text {hex }}$ |
| Nor | nor | R | $\mathrm{R}[\mathrm{rd}]=\sim(\mathrm{R}[\mathrm{rs}] \mid \mathrm{R}[\mathrm{rt}])$ |  | $0 / 27_{\text {hex }}$ |
| Or | or | R | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rs}] \mid \mathrm{R}[\mathrm{rt}]$ |  | $0 / 25_{\text {hex }}$ |
| Or Immediate | ori | 1 | $\mathrm{R}[\mathrm{rt}]=\mathrm{R}[\mathrm{rs}]$ / ZeroExtImm | (3) | $\mathrm{d}_{\text {fex }}$ |
| Set Less Than | slt | R | $\mathrm{R}[\mathrm{rd}]=(\mathrm{R}[\mathrm{rs}]<\mathrm{R}[\mathrm{rt}]) ? 1: 0$ |  | $0 / 2 a_{\text {hex }}$ |
| Set Less Than Imm. | slti | I | $\begin{gathered} \mathrm{R}[\mathrm{rt}]=(\mathrm{R}[\mathrm{rs}]<\text { SignExtlmm }) \\ ? 1: 0 \end{gathered}$ | (2) | $\mathrm{a}_{\text {bex }}$ |
| Set Less Than Imm. Unsigned | shitu | 1 | $\begin{gathered} \mathrm{R}[\mathrm{rt}]=(\mathrm{R}[\mathrm{rs}]<\text { SignExtlmm }) \\ ? 1: 0 \end{gathered}$ | $(2)(6)$ | $b_{\text {hex }}$ |
| Set Less Than Unsigned | sltu | R | $\mathrm{R}[\mathrm{rd}]=(\mathrm{R}[\mathrm{rs}]<\mathrm{R}[\mathrm{rt}])$ ? $1: 0$ | (6) | $0 / 2 \mathrm{~b}_{\text {hex }}$ |
| Shift Left Logical | \$11 | R | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rt}] \ll$ shamt |  | $0 / 00_{\text {hex }}$ |
| Shift Right Logical | srl | R | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rt}] \gg$ shamt |  | $0 / 02_{\text {hex }}$ |
| Store Byte | sb | 1 | $\begin{array}{r} \mathrm{M}[\mathrm{R}[\mathrm{rs}]+\text { SignExtImm }](7: 0)= \\ \mathrm{R}[\mathrm{rt}](7: 0) \end{array}$ | (2) | $28_{\text {hex }}$ |
| Store Halfword | sh | 1 | $\begin{array}{r} \mathrm{M}[\mathrm{R}[\mathrm{rs}]+\mathrm{SignExtlmm}](15: 0)= \\ \mathrm{R}[\mathrm{rt}](15 ; 0) \end{array}$ | (2) | $29_{\text {hex }}$ |
| Store Word | sw | 1 | $\mathrm{M}[\mathrm{R}[\mathrm{rs}]+$ SignExtlmm $]=\mathrm{R}[\mathrm{rt}]$ |  | $2 b_{\text {hex }}$ |
| Subtract | sub | R | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rs}]-\mathrm{R}[\mathrm{rt}]$ |  | $0 / 22_{\text {hex }}$ |
| Subract Unsigned | Subu | R | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rs}]-\mathrm{R}[\mathrm{rt}]$ |  | $0 / 23_{\text {hex }}$ |
|  | (1) May cause overflow exception <br> (2) SignExtImm $=\{16\{$ immediate[15]\}, immediate $\}$ <br> (3) ZeroExtImm $=\left\{16\left\{1 b^{\prime} 0\right\}\right.$, immediate $\}$ <br> (4) $\operatorname{Branch} A d d r=\{14\{$ immediate[15] $\}$, immediate, 2 'b0 $\}$ <br> (5) JumpAddr $=\{\mathrm{PC}+4[31: 28]$, address, 2 b 0$\}$ <br> (6) Operands considered unsigned numbers (vs. 2's comp.) |  |  |  |  |




\section*{PSEUDO INSTRUCTION SET <br> | NAME | MNEMONIC | OPERATION |
| :---: | :---: | :---: |
| Branch Less Than | b1t | if( $\mathrm{R}[\mathrm{rs}]<\mathrm{R}[\mathrm{rt}]) \mathrm{PC}=$ Label |
| Branch Greater Than | bgt | $\mathrm{if}(\mathrm{R}[\mathrm{rs}]>\mathrm{R}[\mathrm{rt}]) \mathrm{PC}=$ Label |
| Branch Less Than or Equal | ble | if(R[rs] $<=\mathrm{R}[\mathrm{rt}]) \mathrm{PC}=$ Label |
| Branch Greater Than or Equal | bg | if $(\mathrm{R}[\mathrm{rs}]>-\mathrm{R}[\mathrm{r} t]) \mathrm{PC}=$ Label |
| Load Immediate | 11 | $\mathrm{R}[\mathrm{rd}]=$ immediate |
| Move | move | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rs}]$ |

REGISTER NAME, NUMBER, USE, CALL CONVENTION

| NAME | NUMBER | USE | PRESERVEDACROSS A CALL? |
| :---: | :---: | :---: | :---: |
| \$zero | 0 | The Constant Value 0 | N.A. |
| \$at | 1 | Assembler Temporary | No |
| \$v0-\$v1 | 2-3 | Values for Function Results and Expression Evaluation | No |
| \$a0-\$a3 | 4-7 | Arguments | No |
| \$t0-\$t7 | $8-15$ | Temporaries | No |
| Ss0 \$s7 | 1623 | Saved Temporaries | Yes |
| \$t8-\$t9 | 24-25 | Temporaties | No |
| \$k0-\$k | 26-27 | Reserved for OS Kernel | No |
| \$gp | 28 | Global Pointer | Yes |
| \$sp | 29 | Stack Pointer | Yes |
| \$p | 30 | Frame Pointer | Yes |
| \$ra | 31 | Return Address | Yes |

[^0]
## Midterm Exam - CSE378 Autumn 2009

This is closed book, closed notes, closed calculator and closed neighbor test.

1. [3 points] If $x=00111010101010010101001110111100$ as a binary integer, what is $-x$ as a binary integer?
2. [2 points] The $x$ in Question1 is what hexadecimal number?
3. [2 points] When the $x$ of Question 1 is interpreted as a single precision floating point number, what are the bit values for its sign $\qquad$ , exponent $\qquad$ fraction $\qquad$
4. [2 points] What number is the zero for single precision floating point exponents?
5. [4 points] Express the 0 of an $n$-bit bias-represented number as an expression.
6. [5 points] Using the "green card", translate the following bit sequence interpreted as MIPS machine code into assembly language - be sure to include the correct register names, addresses, immediate values, etc.

00000011111000000000000000001000
7. [6 points] Register \$t0 contains an arbitrary bit sequence; write three assembly instructions to set the "even bits" to 0 and to keep the odd bits. (Bit 0 is even.)
8. [8 points] MIPS hardware does not directly implement the pseudo-instruction: abs \$result, \$source
for storing the absolute value of register \$source into register \$result. Show the kind of MIPS code the assembler might create for this instruction.
9. [5 points] If we try the experiment of executing
lb \$t0, 0(\$t1)
lh \$t0, 0(\$t1)
lw \$t0, 0(\$t1)
and discover that only two of the three instructions is legal, what do we know about the value in $\$ \mathrm{t} 1$ ?
10. [25 Points] The following "move to front" $C$ code moves $A[n]$ of an integer array A to $A[0]$, ( $n<m$, the size of the array.)

```
t = A[n]; // Remove A[n]
for (i=n; 0<i; i--) { // Start at hi, go to lo
    A[i] = A[i-1]; // Shift item "right"
}
A[0] = t; // Refill A[0]
```

Write this operation in assembly language assuming the base address of $A$ is in $\$ \mathrm{aO}$ and the value of the array index n is in $\$ \mathrm{a} 1$. Comment profusely. (Hint: Focus on getting the code correct, rather than finding the most clever solution.)
11. [8 points] Suppose the top element on the stack is the integer $i$ in a $C$ function. Show assembly code to push i-- onto the stack.
12. [5 points] List the opcodes (of the core instruction set, i.e. no pseudos) for all of the instructions that use the "Shift left 2" circuit of the following diagram.

13. [8 points] In the diagram above, highlight in color those portions of the circuit that are active when computing store for the store word instruction. (Note that other portions will be active in this single cycle implementation; mark only those portions that contribute to the operation of the instruction, including control.)
14. [5 points] Give the control lines and their settings required to implement the single cycle store instruction above.
15. [8 points] In the accompanying diagram mark in color those portions of the circuit active during the third cycle of a store instruction in this multicycle processor design. (Hint: Think of what you know from cycle 3.)

16. [4 points] If ALU operations take 2 ns , register reads/writes take 1 ns , and memory operations each take (thanks to a miracle!) 10ns,
a. How long is the single cycle design's clock cycle?
b. How long is the multicycle design's clock cycle?

Show your work.


IEEE 754 FLOATING POINT
STANDARD
IEEE 754 Symbols


DATA ALIGNMENT

| Double Word |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Word |  |  |  | Word |  |  |  |
| Half Word |  | Half Word | Half Word |  | Half Word |  |  |
| Byte |  | Byte | Byte | Byte | Byte | Byte | Byte |
| 0 | ${ }^{1}$ | ${ }^{2}$ | Byte |  |  |  |  |

Value of three least significant bits of byte address (Big Endian)

$\mathrm{BD}=$ Branch Delay, UM = User Mode, EL = Exception Level, $\mathrm{IE}=$ Interrupt Enable EXCEPTION CODES

| Number Name | Cause of Exception | Number Name | Cause of Exception |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Int | Interrupt (hardware) | 9 | Bp | Breakpoint Exception <br> 4$\quad$ AdEL |
| Address Error Exception <br> (load or instruction fetch) | 10 | RI | Reserved Instruction <br> Exception |  |  |
| 5 | AdES | Address Error Excep- <br> tion (store) | 11 | CpU | Coprocessor <br> Unimplemented |
| 6 | IBE | Bus Error on <br> Instruction Fetch | 12 | Ov | Arithmetic Overflow <br> Exception |
| 7 | DBE | Bus Error on <br> Load or Store | 13 | Tr | Trap |
| 8 | Sys | Syscall Exception | 15 | FPE | Floating Point Exception |

SIZE PREFIXES ( $10^{x}$ for Disk, Communication; $\mathbf{2}^{x}$ for Memory)

|  |  |  | PRE- | PRE- |  |  | PRE- |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SIZE | FIX | SIZE | FIX | SIZE | FIX | SIZE | FIX |
| $10^{3}, 2^{10}$ | Kilo- | $10^{15}, 2^{50}$ | Peta- | $10^{-3}$ | milli- | $10^{-15}$ | femto- |
| $10^{6}, 2^{20}$ | Mega- | $10^{18}, 2^{60}$ | Exa- | $10^{-6}$ | micro- | $10^{-18}$ | atto- |
| $10^{9}, 2^{30}$ | Giga- | $10^{21}, 2^{70}$ | Zetta- | $10^{-9}$ | nano- | $10^{-21}$ | zepto- |
| $10^{12}, 2^{40}$ | Lera- | $10^{24}, 2^{80}$ | Yotta- | $10^{-12}$ | pico- | $10^{-24}$ | yocto- |

The symbol for each prefix is just its first letter, except $\mu$ is used for micro.


[^0]:    Copyright 2007 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 3rd ed. revised

