


## Lecture 8-part 2

- Today:
  - Single-cycle implementation
  - Maybe start discussing performance

It's Friday!


1

## Memories




2

## Branching hardware




3

## The final datapath



4

## What is a cycle?



5


## Control

- The **control unit** is responsible for **setting all the control signals** so that each instruction is executed properly.
  - The control unit's input is the **32-bit instruction word**.
  - The outputs are values for the **blue control signals** in the datapath.
- Most of the signals can be generated from the **instruction opcode** alone, and not the entire 32-bit word.
- To illustrate the relevant control signals, we will show the route that is taken through the datapath by **R-type**, **lw**, **sw** and **beq** instructions.

6


### R-type instruction path

- The R-type instructions include `add`, `sub`, `and`, `or`, and `slt`.
- The ALUOp is determined by the instruction's "func" field.




### lw instruction path

- An example load instruction is `lw $t0, -4($sp)`. *gt 0 = 8* *4 sp 21*
- The ALUOp must be 010 (add), to compute the effective address.




### sw instruction path

- An example store instruction is `sw $a0, 16($sp)`. *MEM[off(\$sp)] = 320* *sp = 4* *16*
- The ALUOp must be 010 (add), again to compute the effective address.



### beq instruction path

- One sample branch instruction is `beq $a1, $0, offset`.
- The ALUOp is 110 (subtract), to test for equality.




### Control signal table

Operation	RegDst	RegWrite	ALUSrc	ALUOp	MemWrite	MemRead	MemToReg
add	1	1	0	010	0	0	0
sub	1	1	0	110	0	0	0
and	1	1	0	000	0	0	0
or	1	1	0	001	0	0	0
slt	1	1	0	111	0	0	0
lw	0	1	1	010	0	1	1
sw	X	0	1	010	1	0	X
beq	X	0	0	110	0	0	X

- sw and beq are the only instructions that do not write any registers.
- lw and sw are the only instructions that use the constant field. They also depend on the ALU to compute the effective memory address.
- ALUOp for R-type instructions depends on the instructions' func field.
- The PCSrc control signal (not listed) should be set if the instruction is beq and the ALU's Zero output is true.

### Generating control signals

- The control unit needs 13 bits of inputs.
  - Six bits make up the instruction's opcode.
  - Six bits come from the instruction's func field.
  - It also needs the Zero output of the ALU.
- The control unit generates 10 bits of output, corresponding to the signals mentioned on the previous page.
- You can build the actual circuit by using big K-maps, big Boolean algebra, or big circuit design programs.
- The textbook presents a slightly different control unit.



## Summary

---

- A **datapath** contains all the functional units and connections necessary to implement an instruction set architecture.
  - For our **single-cycle implementation**, we use two separate memories, an ALU, some extra adders, and lots of multiplexers.
  - MIPS is a 32-bit machine, so most of the buses are 32-bits wide.
- The **control unit** tells the datapath what to do, based on the instruction that's currently being executed.
  - Our processor has ten **control signals** that regulate the datapath.
  - The control signals can be generated by a combinational circuit with the instruction's 32-bit binary encoding as input.
- Next, we'll see the performance limitations of this single-cycle machine and try to improve upon it.

