

Lecture 10 -

- Today's objectives:
 - No more laundry ☺

→ What does pipelining help with?

1

Instruction execution review

- Executing a MIPS instruction can take up to five steps.

Step	Name	Description
Instruction Fetch	IF	Read an instruction from memory.
Instruction Decode	ID	Read source registers and generate control signals.
Execute	EX	Compute an R-type result or a branch outcome.
Memory	MEM	Read or write the data memory.
Writeback	WB	Store a result in the destination register.

- However, as we saw, not all instructions need all five steps.


Instruction	Steps required				
beq	IF	ID	EX		
R-type	IF	ID	EX		WB
sw	IF	ID	EX	MEM	
lw	IF	ID	EX	MEM	WB



2

Example: Instruction Fetch (IF)


- Let's quickly review how `lw` is executed in the single-cycle datapath.
- We'll ignore PC incrementing and branching for now.
- In the Instruction Fetch (IF) step, we read the instruction memory.



3

Instruction Decode (ID)


- The Instruction Decode (ID) step reads the source registers from the register file.



4

Execute (EX)


- The third step, Execute (EX), computes the effective memory address from the source register and the instruction's constant field.









5

Memory (MEM)

- The Memory (MEM) step involves reading the data memory, from the address computed by the ALU.




6



Pipelining other instruction types


- R-type instructions only require 4 stages: IF, ID, EX, and WB
 - We don't need the MEM stage
- What happens if we try to pipeline loads with R-type instructions?



19

Important Observation


- Each functional unit can only be used **once** per instruction
- Each functional unit must be used at the **same** stage for all instructions. See the problem if:
 - Load uses Register File's Write Port during its 5th stage
 - R-type uses Register File's Write Port during its 4th stage




20

A solution: Insert NOP stages

- Enforce uniformity
 - Make **all instructions take 5 cycles**.
 - Make them have the same stages, in the same order
 - Some stages will **do nothing** for some instructions



- Stores and Branches have NOP stages, too...



21

Summary

- Pipelining attempts to maximize instruction throughput by overlapping the execution of multiple instructions.
- Pipelining offers amazing speedup.
 - In the best case, one instruction finishes on every cycle, and the speedup is equal to the pipeline depth.
- The pipeline datapath is much like the single-cycle one, but with added pipeline registers
 - Each stage needs its own functional units
- Next time we'll see the datapath and control, and walk through an example execution.

22