# Do Not Open The Test Until Told To Do So

<b>MIPS</b> Reference Data	
----------------------------	--



1

CORE INSTRUCT	ION SE	т			
	MNE-				OPCODE/
	MON-	FOR-	•		FUNCT
NAME	IC	MAT	OPERATION (in Verilog	)	(Hex)
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	0 / 20 <sub>hex</sub>
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1)(2)	8 <sub>hex</sub>
Add Imm. Unsigned	addiu	I	R[rt] = R[rs] + SignExtImm	(2)	9 <sub>hex</sub>
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		$0/21_{hex}$
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 <sub>hex</sub>
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	chex
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 <sub>hex</sub>
Branch On Not Equa	lbne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	$5_{hex}$
Jump	j	J	PC=JumpAddr	(5)	$2_{hex}$
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3 <sub>hex</sub>
Jump Register	jr	R	PC=R[rs]		0 / 08 <sub>hex</sub>
Load Byte Unsigned	lbu	I	$\begin{array}{l} R[rt] = \{ 24'b0, M[R[rs] \\ +SignExtImm](7:0) \} \end{array}$	(2)	24 <sub>hex</sub>
Load Halfword Unsigned	lhu	Ι	$\begin{array}{l} R[rt] = \{16'b0, M[R[rs] \\ +SignExtImm](15:0)\} \end{array}$	(2)	25 <sub>hex</sub>
Load Upper Imm.	lui	I	R[rt] = {imm, 16'b0}		f <sub>hex</sub>
Load Word	lw	I	R[rt] = M[R[rs]+SignExtImm]	(2)	23 <sub>hex</sub>
Nor	nor	R	$R[rd] = \sim (R[rs]   R[rt])$		0 / 27 <sub>hex</sub>
Or	or	R	R[rd] = R[rs]   R[rt]		0 / 25 <sub>hex</sub>
Or Immediate	ori	Ι	R[rt] = R[rs]   ZeroExtImm	(3)	dhex
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		0 / 2a <sub>hex</sub>
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm) ? 1 : 0	(2)	a <sub>hex</sub>
Set Less Than Imm. Unsigned	sltiu	I	R[rt] = (R[rs] < SignExtImm) ? 1 : 0	(2)(6)	b <sub>hex</sub>
Set Less Than Unsigned	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6)	0 / 2b <sub>hex</sub>
Shift Left Logical	sll	R	$R[rd] = R[rt] \le shamt$		0 / 00 <sub>hex</sub>
Shift Right Logical	srl	R	R[rd] = R[rt] >> shamt		0 / 02 <sub>hex</sub>
Store Byte	sb	Ι	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	) (2)	$28_{hex}$
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0	= ) (2)	29 <sub>hex</sub>
Store Word	sw	I	M[R[rs]+SignExtImm] = R[rt]	(2)	$2b_{hex}$
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	0 / 22 <sub>hex</sub>
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		0 / 23 <sub>hex</sub>
	(1) Ma	y cau	se overflow exception		
	(2) Sig	nExtl	$mm = \{ 16 \{ immediate[15] \}, immediate[15] \}$	media	ite }
	(4) Bra	nchA	$ddr = \{ 14 \{ immediate[15] \}. immediate[15] \}$	media	te, 2'b0 }
	(5) Jun	npAdo	dr = { PC+4[31:28], address,	2'60 }	
	(6) Ope	erand	s considered unsigned numbers	(vs. 2)	s comp.)
BASIC INSTRUCT	ION FO	RMA	TS		-
R opcode	rs		rt rd sham	t	funct
31 26	25	21 20	16 15 11 10	6 5	0
1 opcode	rs	-	rt immed	liate	
31 26	20	21 20	16 15		0
J opcode	25		address		0

ARITHMETIC CO	RE INS	TRU	CTION SET (2)	OPCODE/
	MNE-		Ŭ	FMT / FT/
	MON-	FOR	• * · · · · · · · · · · · · · · · · · ·	FUNCT
NAME	IC	MAT	OPERATION	(Hex)
Branch On FP True	bc1t	FI	if(FPcond)PC=PC+4+BranchAddr (4)	11/8/1/
Branch On FP False	bc1f	FI	if(!FPcond)PC=PC+4+BranchAddr(4)	11/8/0/
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0///1a
Divide Unsigned	divu	R.	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6)	0///1b
FP Add Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add Double	add.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} + {F[ft],F[ft+1]}$	11/11//0
FP Compare Single	c. <i>x</i> .s*	FR	FPcond = (F[fs] op F[ft]) ? 1 : 0	11/10//y
FP Compare Double	c.x.d*	FR	$FPcond = ({F[fs], F[fs+1]} op {F[ft], F[ft+1]})? 1:0$	11/11//y
* (x is eq, lt, c	orle) (d	op is :	==, <, or <=) ( y is 32, 3c, or 3e)	
FP Divide Single	div.s	FR	F[fd] = F[fs] / F[ft]	11/10//3
FP Divide Double	div.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} / {F[ft],F[ft+1]}$	11/11//3
FP Multiply Single	mul.s	FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply Double	mul.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} * {F[ft],F[ft+1]}$	11/11//2
FP Subtract Single	sub.s	FR	F[fd]=F[fs] - F[ft]	11/10//1
FP Subtract Double	sub.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} - {F[ft],F[ft+1]}$	11/11//1
Load FP Single	lwc1	I	F[rt]=M[R[rs]+SignExtImm] (2)	31//
Load FP Double	ldc1	I	F[rt]=M[R[rs]+SignExtImm]; (2) F[rt+1]=M[R[rs]+SignExtImm+4]	35///
Move From Hi	mfhi	R	R[rd] = Hi	0 ///10
Move From Lo	mflo	R	R[rd] = Lo	0 //12
Move From Control	mfc0	R	R[rd] = CR[rs]	10 /0//0
Multiply	mult	R	${Hi,Lo} = R[rs] * R[rt]$	0///18
Multiply Unsigned	multu	R	${Hi,Lo} = R[rs] * R[rt]$ (6)	0///19
Store FP Single	swcl	I	M[R[rs]+SignExtImm] = F[rt] (2)	39///
Store FP Double	sdc1	I	M[R[rs]+SignExtImm] = F[rt]; (2) M[R[rs]+SignExtImm+4] = F[rt+1]	3d///

#### FLOATING POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	funct
	31 26	25 21	20 16	15 11	10 6	5 0
FI	opcode	fmt	ft		immediat	e
	31 26	25 21	20 16	15		0

PSEUDO INSTRUCTION SE	т	
NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs] <r[rt]) pc="Label&lt;/td"></r[rt])>
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \leq R[rt]) PC = Label$
Branch Greater Than or Equa	bge	if(R[rs]>=R[rt]) PC = Label
Load Immediate	1i	R[rd] = immediate
Move	move	R[rd] = R[rs]

#### REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

Copyright 2007 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 3rd ed. revised

# Midterm Exam – CSE378 Autumn 2008

This is closed book, closed notes, closed calculator and closed neighbor.

1100 0101 0101 0110 1010 1100 0100 0100

2. [3 points] Covert the hexadecimal number 3D2AE1F7 to binary representation.

0011 1101 0010 1010 1110 0001 1111 0111

- 3. [3 points] MIPS calling conventions reserves registers for passing arguments to a function. Give their names: \_\_\_\_\$a0, \$a3\_\_\_\_\_
- 4. [5 points] Write MIPS assembly code to put 0x1234ABCD into register \$1.

lui \$1, 0x1234
ori \$1, \$1, 0xABCD

5. [4 points] With a beg instruction it is possible to branch to addresses in what range?

 $(PC + 4) \pm 2^{17}$  (Of course we will only branch to the ones that are aligned on a 4-byte boundary, but this is the range of *addresses*.)

[5 points] Using the "green card", translate the following machine code into MIPS code – be sure to include the correct register names, addresses, immediate values, etc. represented in the order they would appear in the MIPS instruction. (Hint: mark the boundaries between the instruction's fields.)

1010 1101 1010 1001 0000 0000 0011 0010

sw \$9, 50(\$13) or sw \$t1, 50(\$t5)

6. [5 points] MIPS hardware does not directly implement the pseudo-instruction: bge \$7, \$8, location

but rather the assembler generates appropriate real instructions that implement this behavior. Show the kind of MIPS code it might create for this instruction.

slt	\$at,	\$7 <b>,</b> \$8	or	slt	\$1, \$7,	\$8
beq	\$at,	\$zero, location		beq	\$1, \$0,	location

7. [7 points total] a) Suppose that \$t0 holds the base address of an array of integers,A. Give MIPS code that loads the value of A[5] into register \$t2. (Hint: You can do this in one instruction.)

# lw \$t2, 20(\$t0)

b) Suppose that t0 holds the base address of an array of integers, A, and t1 holds the current value of an integer, n. Give MIPS code that loads the value of A[n] into register t2.

sll \$t1, \$t1, 2 # mult n by 4
add \$t3, \$t0, \$t1 # add to base address of array A
lw \$t2, 0(\$t3) # load A[n] into reg \$t2

- 8. [5 points] Function A calls function B. Function B calls function C. Function A cares about the values it has stored in registers \$s0 and \$s1. Function B does not use registers \$s0 and \$s1. Function C does use registers \$s0 and \$s1.
  - a. Who, if anyone should save registers \$s0 and \$s1?

Function C (but also function A would have had to save them at the beginning of function A - before putting values in them)

b. Who, if anyone should restore registers \$s0 and \$s1?

Function C (but also function A would have had to restore them at the end of function A)

c. If someone were going to save registers \$s0 and \$s1, where should they save them?

## On the stack.

{Note: It was o.k. to only say Function C, or to say A and C. Any function that uses \$s0 or \$s1 is responsible for saving them on the stack (at the beginning of the function) and restoring them (at the end of the function).}

9. [25 points] Write a MIPS function that finds the two largest values in the array int A[n]. Assume \$a0 contains the address of A, and \$a1 contains n, the number of elements in array A. You should place the largest value in \$v0 and the second largest in \$v1. You may use pseudo instructions for this question.

```
# Register usage:
# $v0
          largest value
          second largest value
# $v1
# $t0
          loop counter i
# $t1
          temp for A[i] address calculation
# $t2
          A[i]
#
# Note: Assumes n >= 1
#
find_largest:
          $v0, 0($a0)  # v0 holds largest value
$v1, 0($a0)  # v0 holds second largest value
     lw
     lw
     move $t0, $zero # t0 is the loop counter, i
loop:
          $t0, $a1, exit_largest # loop while i < n</pre>
     bge
     sll
          $t1, $t0, 2
                          # t1 <- i * 4
          $t1, $t1, $a0 # t1 <- address of A[i]</pre>
     add
          $t2, 0($t1)
                          # t2 <- A[i]
     lw
          $t0, $t0, 1
                         # increment i
     add
     bgt
          $t2, $v0, largest
                               # found new largest
          $t2, $v1, sec_largest
                                    # found new 2nd largest
     bgt
     j
                   # otherwise return to top of loop
          loop
largest:
     move $v1, $v0 # old largest becomes new 2nd largest
     move $v0, $t2 # update new largest value
     j
          loop
sec_largest:
     move $v1, $t2 # update new 2nd largest value
     j
          loop
exit_largest:
                    # return to caller
     jr
          $ra
```

Notes: This solution handles negative values in the array although it was o.k. if you did not. In some cases, I overlooked other minor errors if you went to the trouble to handle negative values in the array or other error handling (e.g. size of the array).

10. [7 points] In the diagram below, highlight in color those portions of the circuit that are *active when computing the address for a branch instruction*. (Note, other portions will be active in this single cycle implementation; mark *only those portions that contribute to the address* calculation, including control.)



# [PC-> 1<sup>st</sup> Adder, 1<sup>st</sup> Adder to 2<sup>nd</sup> Adder, [15-0] -> sign extend -> shift left 2 -> 2<sup>nd</sup> adder]

- 11. [3 points] Give the control lines (but not their settings) that need to be used to implement the *whole* branch instruction above. **PCSrc, ALUOp, ALUSrc**
- 12. [7 points] In the accompanying diagram mark in color those portions of the circuit active during the second cycle of our multicycle processor design.



[Reading Registers (inputs to reg file and outputs to A and B) and calculating Branch address (sign extend and shift immediate field, add to PC)] ALUSrcA and ALUSrcB, as well as ALUOp would be set.

1) MIPS funct (5:0) sill srl sra sllv srav jr jalr movz movz movz syscall break sync mfhi mthi	(2) MIPS funct (5:0) add.f sub.f mul.f div.f abs.f mov.f neg.f round.wf trunc.wf ceil.wf	Bi 00 00 00 00 00 00 00 00 00 00 00 00 00	nary 0000 0001 0010 0011 0100 0101 0111 1000 1001 1010 1011	Deci- mal 0 1 2 3 4 5 6 7 7 8 9	Hexa- deci- mal 0 1 2 3 4 5 6 7 7 8	ASCII Char- acter NUL SOH STX ETX EOT ENQ ACK BEL	Deci- mal 64 65 66 67 68 69 70 71	Hexa- deci- mal 40 41 42 43 44 45 46 47	ASC Chai acte @ A B C D E F				
funct (5:0) sll srl sra sllv srlv srav jr jalr movz movz movz syscall break sync mfhi mthi	funct (5:0) add,f sub,f mul,f div,f sqrt,f abs,f mov,f neg,f round.w,f ceil.w,f	Bi 00 00 00 00 00 00 00 00 00 00 00 00 00	nary 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1011	Deci- mal 0 1 2 3 4 5 6 7 7 8 9	deci- mal 0 1 2 3 4 5 6 7 7 8	Char- acter NUL SOH STX ETX EOT ENQ ACK BEL	Deci- mal 64 65 66 67 68 69 70 71	deci- mal 40 41 42 43 44 45 46 47	Chai acte @ A B C D E F				
(5:0) sll srl sra sllv srlv srav jr jalr movn syscall break sync mfhi mthi	(5:0) add f sub.f mul.f div.f sqrt.f abs.f mov.f neg.f round.w.f trunc.w.f ceil.w.f	00 00 00 00 00 00 00 00 00 00 00 00	00000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1011	mai 0 1 2 3 4 5 6 7 7 8 9	mal 0 1 2 3 4 5 6 7 8	acter NUL SOH STX ETX EOT ENQ ACK BEL	mai 64 65 66 67 68 69 70 71	mal 40 41 42 43 44 45 46 47	acte @ A B C D E F C				
sil sra slv srav jr jalr movn syscall break sync mfhi mthi	add; sub; mul; div; sqrt; abs; mov; neg; round.w; ceil.w; f	00 00 00 00 00 00 00 00 00 00 00 00 00	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011	0 1 2 3 4 5 6 7 7 8 9	0 1 2 3 4 5 6 7 8	NUL SOH STX ETX EOT ENQ ACK BEL	64 65 66 67 68 69 70 71	40 41 42 43 44 45 46 47	@ A B C D E F C				
srl sra sllv srlv jar jalr movz movn syscall break sync mfhi mthi	sub.f mul.f div.f sqrt.f abs.f mov.f neg.f round.w.f trunc.w.f ceil.w.f	00 00 00 00 00 00 00 00 00 00 00 00	0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011	1 2 3 4 5 6 7 8 9	1 2 3 4 5 6 7 8	SOH STX ETX EOT ENQ ACK BEL	65 66 67 68 69 70 71	41 42 43 44 45 46 47	A B C D E F C				
srl sra sllv srav jr jalr movz movn syscall break sync mfhi mthi	round.wf ceil.wf	00 00 00 00 00 00 00 00 00 00 00 00	0010 0011 0100 0101 0110 0111 1000 1001 1010 1011	2 3 4 5 6 7 8 9	2 3 4 5 6 7 8	STX ETX EOT ENQ ACK BEL	66 67 68 69 70 71	42 43 44 45 46 47	B C D E F C				
sra sllv srav jr jalr movz movn syscall break sync mfhi mthi	<pre>div.f sqrt.f abs.f mov.f neg.f round.w.f trunc.w.f ceil.w.f</pre>	00 00 00 00 00 00 00 00 00 00 00	0011 0100 0101 0110 0111 1000 1001 1010 1011	3 4 5 6 7 8 9	3 4 5 6 7 8	ETX EOT ENQ ACK BEL	67 68 69 70 71	43 44 45 46 47	C D E F C				
sllv srlv jr jalr movz movn syscall break sync mfhi mthi	sqrt,f abs,f mov,f neg,f round.w,f trunc.w,f ceil.w,f	00 00 00 00 00 00 00 00 00	0100 0101 0110 0111 1000 1001 1010 1011	4 5 6 7 8 9	4 5 6 7 8	EOT ENQ ACK BEL	68 69 70 71	44 45 46 47	D E F				
srlv srav jr jalr movz movn syscall break sync mfhi mthi	round.w.f trunc.w.f	00 00 00 00 00 00 00 00	0101 0110 0111 1000 1001 1010 1011	5 6 7 8 9	5 6 7 8	ENQ ACK BEL	69 70 71	45 46 47	EF				
srlv srav jr jalr movz movn syscall break sync mfhi mthi	round.w.f trunc.w.f	00 00 00 00 00 00 00	0110 0111 1000 1001 1010 1011	6 7 8 9	6 7 8	ACK BEL	70 71	46 47	F				
jr jalr movz movn syscall break sync mfhi mthi	neg <i>f</i> round.w <i>f</i> trunc.w <i>f</i> ceil.w <i>f</i>	00 00 00 00 00 00	0111 1000 1001 1010 1011	7	7	BEL	71	47	ċ				
jr jalr movz movn syscall break sync mfhi mthi	round.w.f trunc.w.f ceil.w.f	00 00 00 00 00	1000 1001 1010 1011	8	8	DLL	/1	~ /	1 1				
jalr movz movn syscall break sync mfhi mthi	round.wf trunc.wf ceil.wf	00 00 00 00	1001 1010 1011	9		BS	1 72	48	— <del>й</del>				
movz movn syscall break sync mfhi mthi	round.w.f trunc.w.f ceil.w.f	00 00 00 00	1010 1011	10	ŏ	HT	73	40	Ĩ				
movn syscall break sync mfhi mthi	round.w.f trunc.w.f ceil.w.f	00	1011		, ,	LE	74	42	Ť				
syscall break sync mfhi mthi	round.w.f trunc.w.f ceil.w.f	00	1011	11	h	VT	75	4h	v				
syscall break sync mfhi mthi	trunc.w.f ceil.w.f	00	1100	11	0		76	40	T				
sync mfhi mthi	ceil.w.f		1100	12	d	CP	70	40	M				
sync mfhi mthi	ceii.w.j	00	1110	13	u	ECK EC	70	4u	N				
sync mfhi mthi		00	1110	14	e	50	/8	46	IN O				
mthi mthi	floor.w.J	00	1111	15	I	51	/9	41	0				
mthi		01	0000	16	10	DLE	80	50	P				
C1	c	01	0001	17	11	DCI	81	51	Q				
milo	movz <i>f</i>	UI	0010	18	12	DC2	82	52	R				
mtlo	movn <i>.f</i>	01	0011	19	13	DC3	83	53	S				
		01	0100	20	14	DC4	84	54	T				
		01	0101	21	15	NAK	85	55	U				
		01	0110	22	16	SYN	86	56	V				
		01	0111	23	17	ETB	87	57	W				
mult		01	1000	24	18	CAN	88	58	X				
multu		01	1001	25	19	EM	89	59	Y				
div		01	1010	26	la	SUB	90	5a	Z				
divu		01	1011	27	1b	ESC	91	5b	[				
		01	1100	28	1c	FS	92	5c	Ť				
		01	1101	29	1d	GS	93	5d	1				
		01	1110	30	le	RS	94	5e	~				
		01	1111	31	16	US	95	5f					
add	cvt.ef	10	0000	32	- 20	Space	96	- 60					
addu	cvt.d.f	10	0001	33	21	- pace	97	61	а				
sub	y	10	0010	34	22		98	62	h				
suhu		10	0011	35	22	#	99	63	c				
and	cyt wf	10	0100	36	- 22	\$	100	64					
 or		10	0101	37	25	%	101	65	u e				
vor		10	0110	38	26	R	102	66	f				
nor		10	0111	30	20	ņ,	102	67	-				
NOT		10	1000	39	21		103	- 60/	- B				
		10	1000	40	28	(	104	08	n				
		10	1001	41	29	)	105	69	1				
sit		10	1010	42	Za	-	106	6a	j				
situ		10	1011	43	2b	+	107	6b	k				
		10	1100	44	2c	,	108	6c	1				
		10	1101	45	2d	-	109	6d	m				
		10	1110	46	2e	•	110	6e	n				
		10	1111	47	2f	/	111	6f	0				
tge	c.f.f	11	0000	48	30	0	112	70	р				
tgeu	c.un.f	11	0001	49	31	1	113	71	g				
tlt	c.eq.f	11	0010	50	32	2	114	72	r				
tltu	c.ueq.f	11	0011	51	33	3	115	73	s				
teq	c.olt.f	П	0100	52	34	4	116	74	t				
-	c.ult.f	11	0101	53	35	5	117	75	u				
tne	c.ole.f	11	0110	54	36	6	118	76	v				
-	c.ule.f	11	0111	55	37	7	119	77	w				
	c.sf.f	11	1000	56	38	8	120	78					
	c.ngle.f	ii	1001	57	39	ğ	121	79	v				
	c seaf	ii	1010	58	32	í.	122	79	7				
	c.sey,	11	1011	50	31	:	122	7d 7h	5				
	c.ngij	11	1100	- 59	- 30	;	123	70					
	c.itJ	11	1100	60	30	<u>`</u>	124	70					
	c.nge.j	11	1101	61	3d	=	125	/d	}				
	c.le.f	11	1110	62	3e	>	126	7e	~~~				
	c.ngt.f	11	1111	63	3f	?	127	7f	DEI				
e(31:26) =	= 0			1) $opcode(31:26) == 0$									
	mult multu div div div addu addu and sub sub sub sub sub sub sub sub sub sub	mult multu div div div div subu subu subu and cvt.wf or kor cor subt subu cvt.wf or cor cor cor cor cor cor cor	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $				

**IEEE 754 FLOATING POINT** STANDARD

 $(-1)^{S} \times (1 + Fraction) \times 2^{(Exponent - Bias)}$ where Single Precision Bias = 127, Double Precision Bias = 1023.

IEEE Single Precision and Double Precision Formats:

S Exponent



S

Exponent Fraction 52 5

MEMORY ALLOCATION STACK FRAME Stack \$sp → 7fff fffc<sub>hex</sub> Argument 6

EEE 754 Symbols
nent Fraction O

0

≠0

1 to MAX - 1 anything ± Fl. Pt. Num.

0

≠0

35

S.P. MAX = 255, D.P. MAX = 2047

Object

± 0 ± Denorm

±∞

NaN

Higher

Exponent

0

0

MAX

MAX

Fraction



DATA ALIGNMENT

	Double Word									
Word					W	'ord				
Half V	Half Word Half Word			Half	Word	Half	Word			
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte			

1	2	3	4	5	6	7
Value of t	hree leas	t signifi	cant bits	of byte a	ddress (Big	Endian)

### EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS

B D		Interrupt Mask	And State	Exception Code		and a second sec
31	15		8	6	2	
		Pending	5	U	EI	1
		Interrupt		M	L E	

 $<sup>\</sup>frac{L}{E}$ BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Enable EXCEPTION CODES

Number	Name	Cause of Exception	Number	Name	Cause of Exception		
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception		
4	AdEI	Address Error Exception	10	DI	Reserved Instruction		
4	AULL	(load or instruction fetch)	10	N	Exception		
5	Ades	Address Error Excep-	11	Call	Coprocessor		
5	Aubs	tion (store)	11	Сро	Unimplemented		
6	IDE	Bus Error on	12	0	Arithmetic Overflow		
0	IDE	Instruction Fetch	12 00		12 00		Exception
7	DPE	DBE Bus Error on Load or Store 13		T.	Tron		
/	DBE			11	TTap		
8	Sys	Syscall Exception	15	FPE	Floating Point Exception		

#### SIZE PREFIXES (10<sup>x</sup> for Disk, Communication; 2<sup>x</sup> for Memory)

		PRE-		PRE-		PRE-		PRE-
	SIZE	FIX	SIZE	FIX	SIZE	FIX	SIZE	FIX
	$10^3, 2^{10}$	Kilo-	10 <sup>15</sup> , 2 <sup>50</sup>	Peta-	10-3	milli-	10-15	femto-
	$10^6, 2^{20}$	Mega-	10 <sup>18</sup> , 2 <sup>60</sup>	Exa-	10-6	micro-	10-18	atto-
	10 <sup>9</sup> , 2 <sup>30</sup>	Giga-	10 <sup>21</sup> , 2 <sup>70</sup>	Zetta-	10-9	nano-	10-21	zepto-
	10 <sup>12</sup> , 2 <sup>40</sup>	Tera-	10 <sup>24</sup> , 2 <sup>80</sup>	Yotta-	10-12	pico-	10 <sup>-24</sup>	yocto-
The symbol for each prefix is just its first letter, except u is used for micro								

Copyright 2007 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 3rd ed. revised

ര