Name: ______ 1

CSE 378 Fall 2010 Final Exam Machine Organization & Assembly Language

Write your answers on these pages. Additional pages may be attached (with staple) if necessary. Please ensure that your answers are legible. Please show your work. Write your name at the top of each page.

Total points: 100

1. [15 Points] x86 Programming

Write the 64-bit x86 code for the following function, following all standard x64 calling conventions:

```
int my_func(unsigned char *input_array) {
    int output = 0;
    while (*input_array) {
        if (*input_array < 127)
            output += *input_array;
        ++input_array;
    }
    return output;
}</pre>
```

2. [15 Points] MIPS Programming

Write the MIPS code for the following function, following all standard MIPS32 calling conventions:


```
int fib(int x) {
    if (x <= 1)
        return 1;
    return fib(x-1) + fib(x-2);
}</pre>
```

Name: 3

3. [15 points] Datapath

As you may recall, in x86 the load effective address instruction computes and stores an effective memory address in a register. For example, "leal (%eax, %edx, 4), %eax" assigns the value of %eax + %edx * 4 to the eax register. Suppose we want to add a similar instruction to the 5-stage pipelined MIPS processor you implemented in lab. The syntax of this new I-format instruction is lea rs, rt, scale and it stores the value of R[rt] * scale + R[rs] into R[rt].

(a) The diagram below is a simple version of the 5-stage pipelined MIPS processor from class. The controller has a new output wire named LEA, which is high when the controller decodes an lea instruction and low otherwise. Add the necessary logic to support this new instruction to the datapath below.



(b) Complete the following table of control signals for the newly-supported lea instruction, specifying the value of each signal as 0, 1, or X (don't care). Add columns for any control signals your added logic requires. Writing a 0 or 1 when an X is more accurate is not correct.

Opcode	LEA	RegWrite	RegDst	ALUSrc	ALUOp	MemWrite	MemRead	MemToReg	PCSrc
lea	1								

4. [15 points] **Pipelining**

Imagine a pipelined processor with the following pipe stages:

```
Fetch1 \rightarrow Fetch2 \rightarrow Decode/Reg \rightarrow Execute \rightarrow Memory1 \rightarrow Memory2 \rightarrow Writeback
```

That is, accessing memory (for both instructions and data) requires two pipeline stages. Because of the increased delay in fetching instructions, this machine has **2 branch delay slots**. Further, there is no partial result forwarding (e.g., there exist no forwarding paths from Mem1 \rightarrow EX).

Fill in the following pipeline stage diagram for this processor when it executes the following code:

LOOP:

```
LW $4, 0($5)
BEQ $4, $4, LOOP
ADDI $5, $5, 8
SUBI $5, $5, -4
```

Cycle	Fetch1	Fetch2	Decode/Reg	Ex	Mem1	Mem2	WB
0							
1							
2							
3							
4							
5							
6							
7							
8							
9							
10							
11							
12							

Name:	5
5. [15 Points] Caching	
Suppose your processor has a data cache of the following geometry:	

- Total data size of 128 B
- Cache block size of 16 B
- 2-way set associativity with LRU replacement
- Writeback coherence policy
- Allocate-on-write for store misses

Hit returns in 1 cycle Miss penalty 4 cycles

Assuming a miss penalty of 4 cycles and that a cache hit returns in 1 cycle, what would be the hit rate, miss rate, number of writebacks, and average memory access time (in cycles) for the following address stream?

- L 0x0000001
- S 0x0000002
- L 0x0000010
- L 0x0000011
- L 0x0000001
- L 0x00000200
- L 0x00000300
- L 0x00000400
- S 0x00000201
- L 0x00000401
- L 0x00000301

Hit Rate	
Miss Rate	
# Writebacks	
AMAT	

6. [10 Points] Caching in the Real World

Imagine you're building an iPhone application for processing images. As part of your application you need to extend the standard math functions described in math.h to compute the average value of a matrix of normalized pixel values. As a smart programmer, you wish to avoid "reinventing the wheel" so you query Google for implementations. Your search returns two promising results, both conveniently implemented as functions in the C programming language.

Result A:

```
double average_matrix_by_row(double* data[], int numRows, int numCols) {
    double sum = 0.0;
    int r, c;
    for(r = 0; r < numRows; r++) {
        for(c = 0; c < numCols; c++) {
            sum += data[r][c];
        }
    }
    return sum / ((double) numRows * numCols);
}</pre>
```

Result B:

```
double average_matrix_by_col(double* data[], int numRows, int numCols) {
    double sum = 0.0;
    int c, r;
    for(c = 0; c < numCols; c++) {
        for(r = 0; r < numRows; r++) {
            sum += data[r][c];
        }
    }
    return sum / ((double) numRows * numCols);
}</pre>
```

Considering that the iPhone 4's A4 processor has a 32 KB, 4-way set associative cache with 16-word (64 B) blocks, which implementation would you choose for your program? You may assume that all local variables (e.g. sum, r, c) are kept in registers in the compiled version of the code. Justify your choice with quantitative reasons.

Name:	7
-------	---

7. [15 Points] **True / False**

Circle True or False for each of the following questions.

(a) True / False: Paging is the only way to provide protection between processes on x86 processors

(b) True / False: In x64 all arguments to functions are passed via the stack

(c) True / False : MIPS is an accumulator based architecture

(d) True / False: Programs always run faster on systems that have caches

(e) True / False: Adding a pipeline stage to a processor can decrease performance

(f) True / False: Memory mapped I/O devices can use memory that is cached by the main processor

(g) **True / False**: When the x86 processor receives an external interrupt while in user mode, the processor vectors to the given user mode interrupt handler

(h) True / False : I enjoyed this class

8. [1 Point] Extra Credit

Steven (the TA) shares his initials with the opcode for what MIPS32 instruction?

This page intentionally left blank for extra answer space, scratch work, caricatures of the course staff, doodles of your winter break plans or anything else you desire which fits here.

9

OPCODE/

Name:

MIPS Reference Data



1

					-
CORE INSTRUCTI	ON SE	Т			
	MNE-				OPCODE/
NAME	MON-				FUNCT
NAME Add		MAT R	, ,	(1)	(Hex) 0 / 20 _{hex}
Add Immediate	add	I	R[rd] = R[rs] + R[rt] $R[rd] = R[rs] + Size EntIness (1)$	(1)	
	addi	I		(2)	8 _{hex}
Add Imm. Unsigned		_	R[rt] = R[rs] + SignExtImm	(2)	9 _{hex} 0 / 21 _{hex}
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		
And	and	R	R[rd] = R[rs] & R[rt]	(2)	0 / 24 _{hex}
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	c_{hex}
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr*4	(4)	4 _{hex}
Branch On Not Equa	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr*4	(4)	5 _{hex}
Jump	j	J	PC=JumpAddr	(5)	2 _{hex}
Jump And Link	jal	J	R[31]=PC+4;PC=JumpAddr	(5)	3 _{hex}
Jump Register	jr	R	PC=R[rs]		0 / 08 _{hex}
Load Byte Unsigned	lbu	I	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	24 _{hex}
Load Halfword Unsigned	lhu	I	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	25 _{hex}
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		fhex
Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)	23 _{hex}
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		$0/27_{hex}$
Or	or	R	$R[rd] = R[rs] \mid R[rt]$		$0/25_{hex}$
Or Immediate	ori	I	$R[rt] = R[rs] \mid ZeroExtImm$	(3)	d_{hex}
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		0 / 2a _{hex}
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm) ? 1:0	(2)	a _{hex}
Set Less Than Imm. Unsigned	sltiu	I	R[rt] = (R[rs] < SignExtImm) ? 1:0 (2))(6)	b_{hex}
Set Less Than Unsigned	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6)	$0 / 2b_{hex}$
Shift Left Logical	sll	R	$R[rd] = R[rt] \ll shamt$		$0 / 00_{hex}$
Shift Right Logical	srl	R	R[rd] = R[rt] >> shamt		0 / 02 _{hex}
Store Byte	sb	I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	28_{hex}
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29_{hex}
Store Word	sw	I	M[R[rs]+SignExtImm] = R[rt]	(2)	2b _{hex}
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	0 / 22 _{hex}
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		$0/23_{hex}$
	(2) Sig (3) Zer (4) Bra (5) Jun	nExtI oExtI nchA npAdo	se overflow exception mm = { 16{immediate[15]}, imm mm = { 16{1b'0}, immediate } ddr = { 14{immediate[15]}, imm dr = { PC[31:28], address, 2'b0 s considered unsigned numbers (v	ediat	te, 2'b0 }

BASIC INSTRUCTION FORMATS

R	op	code	г	s	rt			rd	shamt	funct	
	31	26	25	21	20	16	15	11	10 6	5	0
I	op	code	r	s	rt				immediate	e	
	31	26	25	21	20	16	15				0
J	op	code					а	ddress			
	31	26	25								0

	MNE-		J	FMT / FT/
	MON-	FOR-		FUNCT
NAME	IC	MAT	OPERATION	(Hex)
Branch On FP True	bclt	FI	if(FPcond)PC=PC+4+BranchAddr (4)	
Branch On FP False	bclf	FI	if(!FPcond)PC=PC+4+BranchAddr(4)	11/8/0/
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0//-1a
Divide Unsigned	divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6)	0///1b
FP Add Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add	add.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} +$	11/11//0
Double	add.d	rĸ	{F[ft],F[ft+1]}	11/11//0
FP Compare Single	c.x.s*	FR	FPcond = (F[fs] op F[ft])? 1:0	11/10//y
FP Compare	c.x.d*	FR	$FPcond = (\{F[fs], F[fs+1]\} op$	11/11/ /
Double			$\{F[ft],F[ft+1]\}$)?1:0	11/11//y
			==, <, or <=) (y is 32, 3c, or 3e)	
FP Divide Single	div.s	FR	F[fd] = F[fs] / F[ft]	11/10//3
FP Divide	div.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} /$	11/11//3
Double			{F[ft],F[ft+1]}	
FP Multiply Single	mul.s	FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply	mul.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} *$	11/11//2
Double			{F[ft],F[ft+1]}	11/11//2
FP Subtract Single	sub.s	FR	F[fd]=F[fs] - F[ft]	11/10//1
FP Subtract	sub.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} -$	11/11//1
Double	sub.u	IK	$\{F[ft],F[ft+1]\}$	11/11//1
Load FP Single	lwc1	I	F[rt]=M[R[rs]+SignExtImm] (2)	31//
Load FP	ldc1	I	F[rt]=M[R[rs]+SignExtImm]; (2)	35//
Double	Idei	1	F[rt+1]=M[R[rs]+SignExtImm+4]	33//
Move From Hi	mfhi	R	R[rd] = Hi	0 ///10
Move From Lo	mflo	R	R[rd] = Lo	0 ///12
Move From Control	mfc0	R	R[rd] = CR[rs]	16 /0//0
Multiply	mult	R	${Hi,Lo} = R[rs] * R[rt]$	0///18
Multiply Unsigned	multu	R	$\{Hi,Lo\} = R[rs] * R[rt] $ (6)	0///19
Store FP Single	swc1	I	M[R[rs]+SignExtImm] = F[rt] (2)	39//
Store FP	sdc1	I	M[R[rs]+SignExtImm] = F[rt]; (2)	3d//
Double	saci	1	M[R[rs]+SignExtImm+4] = F[rt+1]	3d//

FLOATING POINT INSTRUCTION FORMATS

ARITHMETIC CORE INSTRUCTION SET

FR	opcode	fmt	ft	fs	fd	funct
	31 26	25 21	20 16	15 11	10 6	5 0
FI	opcode	fmt	ft		immediate	e
	31 26	25 21	20 16	15		0

PSEUDO INSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equal	bge	if(R[rs]>=R[rt]) PC = Label
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVEDACROSS
TTTTTL	NOMBER	USL	A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	No

Copyright 2005 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 3rd ed.

MIPS	(1) MIPS	(2) MIPS		D	Hexa-	ASCII	Dar:	Hexa-	ASCI
opcode	funct	funct	Binary	Deci-	deci-	Char-	Deci-	deci-	Char-
(31:26)	(5:0)	(5:0)	,	mal	mal	acter	mal	mal	acter
(1)	sll	add.f	00 0000	0	0	NUL	64	40	(a)
(-)		sub.f	00 0001	1	1	SOH	65	41	Ã
j	srl	mul.f	00 0010	2	2	STX	66	42	В
jal	sra	div.f	00 0011	3	3	ETX	67	43	Č
beq	sllv	sqrt.f	00 0100	4	4	EOT	68	44	D
bne		abs.f	00 0101	5	5	ENQ	69	45	Ē
blez	srlv	mov.f	00 0110	6	6	ACK	70	46	F
bgtz	srav	neg.f	00 0111	7	7	BEL	71	47	Ĝ
addi	jr	negy	00 1000	8	- 8	BS	72	48	H
addiu	jalr		00 1001	9	9	HT	73	49	ï
slti	movz		00 1010	10	a	LF	74	4a	j
sltiu	movn		00 1010	11	b	VT	75	4b	K
andi	syscall	round.w.f	00 1011	12	- c	FF	76	4c	L
ori	break		00 1100	13	d	CR	77	4d	M
	break	trunc.w.f		14		SO	78	40 4e	N
xori		ceil.w.f	00 1110		e		79	4e 4f	
lui	sync	floor.w.f	00 1111	15	f	SI			O
(2)	mfhi		01 0000	16	10	DLE	80	50	P
(2)	mthi		01 0001	17	11	DC1	81	51	Q
	mflo	movz.f	01 0010	18	12	DC2	82	52	R
	mtlo	movn.f	01 0011	19	13	DC3	83	53	S
			01 0100	20	14	DC4	84	54	T
			01 0101	21	15	NAK	85	55	U
			01 0110	22	16	SYN	86	56	V
			01 0111	23	17	ETB	87	57	W
	mult		01 1000	24	18	CAN	88	58	X
	multu		01 1001	25	19	\mathbf{EM}	89	59	Y
	div		01 1010	26	la	SUB	90	5a	Z
	divu		01 1011	27	1b	ESC	91	5b	[
			01 1100	28	lc	FS	92	5c	1
			01 1101	29	1d	GS	93	5d]
			01 1110	30	1e	RS	94	5e	^
			01 1111	31	1f	US	95	5f	_
1b	add	cvt.s.f	10 0000	32	20	Space	96	60	-
1h	addu	cvt.d.f	10 0001	33	21	1	97	61	a
1w1	sub		10 0010	34	22	11	98	62	b
lw	subu		10 0011	35	23	#	99	63	c
lbu	and	cvt.w.f	10 0100	36	24	\$	100	64	d
1hu	or		10 0101	37	25	%	101	65	e
lwr	xor		10 0110	38	26	&	102	66	f
	nor		10 0111	39	27	,	103	67	
sb			10 1000	40	28	(104	68	g h
sh			10 1000	41	29)	105	69	i
swl	slt		10 1001	42	2a	*	106	6a	j
SW	sltu		10 1010	43	2b	+	107	6b	k
	SICU		10 1100	44	2c		108	6c	1
			10 1101	45	2d	,	100	6d	m
swr			10 1110	46	2e	-	110	6e	n
			10 1110	47	2f	,	111	6f	
cache 11	+ 00	~ f f	11 0000	48	30	0	1112	70	0
	tge	c.f.f	11 0000	49	31	1	1112	71	p
lwc1	tgeu	c.un.f		50	31	2	114	72	q
lwc2	tlt	c.eqf	11 0010						r
pref	tltu	c.ueq.f	11 0011	51	33	3	115	73	S
	teq	c.olt.f	11 0100	52	34	4	116	74	t
ldc1		c.ult.f	11 0101	53	35	5	117	75	u
ldc2	tne	c.ole.f	11 0110	54	36	6	118	76	v
		c.ule.f	11 0111	55	37	7	119	77	W
sc		c.sf.f	11 1000	56	38	8	120	78	X
swc1		c.ngle f	11 1001	57	39	9	121	79	У
swc2		c.seq f	11 1010	58	3a	:	122	7a	Z
		c.ngl f	11 1011	59	3b	;	123	7b	{
		c.lt.f	11 1100	60	3c.	<	124	7c	
sdc1		c.nge.f	11 1101	61	3d	=	125	7d	}
sdc2		c.le.f	11 1110	62	3e	>	126	7e	ź.
		c.ngt.f	11 1111	63	3f	?	127	7f	DEL

(1) opcode(31:26) == 0 (2) opcode(31:26) == 17_{ten} (11_{hex}); if fmt(25:21)== 16_{ten} (10_{hex}) f = s (single); if fmt(25:21)== $17_{\text{ten}} (11_{\text{hex}}) f = d$ (double)

IEEE 754 FLOATING POINT STANDARD

 $(-1)^S \times (1 + Fraction) \times 2^{(Exponent - Bias)}$ where Single Precision Bias = 127,


Double Precision Bias = 1023. **IEEE Single Precision and**

Double Precision Formats:

IEEE 754 Symbols Exponent Object Fraction ± 0 ±0 ± Denorm 1 to MAX - 1 anything ± Fl. Pt. Num. MAX 0 MAX ≠0 NaN S.P. MAX = 255, D.P. MAX = 2047

4





DATA ALIGNMENT

			Doub	le Wor	d			
Word				Word				
Half Word		Half Word		Half	Word	Half Word		
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	
Byte	Byte	Byte	Byte	Byte	Byte	Byte	_]	

Value of three least significant bits of byte address (Big Endian)

EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS Interrupt Exception D Mask Code Pending Interrupt

BD = Branch Delay, UM = User Mode, EL = Exception Level, IE = Interrupt Enable

EXCEPTION CODES

XOLF HON CODES							
Num ber	Name	Cause of Exception	Num ber	Name	Cause of Exception		
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception		
4	AdE L	Address Error Exception (load or instruction fetch)	10	RI	Reserved Instruction Exception		
5	AdES	Address Error Exception (store)	11	CpU	Coprocessor Unimplemented		
6	IBE	Bus Error on Instruction Fetch	12	Ov	Arithmetic Overflow Exception		
7	DBE	Bus Error on Load or Store	13	Tr	Trap		
8	Sys	Syscall Exception	15	FPE	Floating Point Exception		

SIZE PREFIXES (10x for Disk, Communication; 2x for Memory)

٠.	THE INCO (10 101 Blok, Communication, 2 101 Memory)								
		PRE-		PRE-		PRE-		PRE-	
	SIZE	FIX	SIZE	FIX	SIZE	FIX	SIZE	FIX	
	$10^3, 2^{10}$	Kilo-	10 ¹⁵ , 2 ⁵⁰	Peta-	10-3	milli-	10 ⁻¹⁵	femto-	
	$10^6, 2^{20}$	Mega-	$10^{18}, 2^{60}$	Exa-	10 ⁻⁶	micro-	10-18	atto-	
	$10^9, 2^{30}$	Giga-	$10^{21}, 2^{70}$	Zetta-	10 ⁻⁹	nano-	10-21	zepto-	
	$10^{12}, 2^{40}$	Tera-	10 ²⁴ , 2 ⁸⁰	Yotta-	10-12	pico-	10-24	yocto-	

The symbol for each prefix is just its first letter, except μ is used for micro.

Copyright 2005 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 3rd ed.