## Flow of Control -- Conditional branch instructions

- You can compare directly
- Equality or inequality of two registers
- One register with $0(>,<, \geq, \leq)$
- and branch to a target specified as
- a signed displacement expressed in number of instructions (not number of bytes) from the instruction following the branch
- in assembly language, it is highly recommended to use labels and branch to labeled target addresses because:
- the computation above is too complicated
- some pseudo-instructions are translated into two real instructions


## Examples of branch instructions

| Beq | rs,rt,target | \#go to target if rs $=\mathrm{rt}$ |
| :--- | :--- | :--- |
| Beqz | rs, target | \#go to target if rs $=0$ |
| Bne | rs,rt,target | \#go to target if rs $!=\mathrm{rt}$ |
| Bltz | rs, target | \#go to target if rs $<0$ |

etc.
but note that you cannot compare directly 2 registers for <, > ..

## Comparisons between two registers

- Use an instruction to set a third register
slt rd,rs,rt \#rd = 1 if rs < rt else rd = 0
sltu rd,rs,rt \#same but rs and rt are considered unsigned
- Example: Branch to Lab1 if \$5 < \$6
slt $\quad \$ 10, \$ 5, \$ 6 \quad \# \$ 10=1$ if $\$ 5<\$ 6$ otherwise $\$ 10=0$
bnez $\quad \$ 10$, Lab1 $\#$ branch if $\$ 10=1$, I.e., $\$ 5<\$ 6$
- There exist pseudo instructions to help you!
blt \$5,\$6,Lab1 \# pseudo instruction translated into
\# slt $\$ 1, \$ 5, \$ 6$
\# bne \$1,\$0,Lab1
Note the use of register 1 by the assembler


## Unconditional transfer of control

- Can use "beqz $\$ 0$, target" but limited range ( $\pm 32 \mathrm{~K}$ instr.)
- Use of Jump instructions

| jump | target | \#special format for target byte address (26 bits) |
| :--- | :--- | :--- |
| jr | \$rs | \#jump to address stored in rs (good for switch <br> \#statements and transfer tables) |

- To call/return functions and procedures
jal target \#jump to target address; save PC of \#following instruction in \$31 (aka \$ra)
jr $\quad \$ 31 \quad$ \# jump to address stored in $\$ 31$ (or \$ra)
Also possible to use jalr rs,rd \# jump to address stored in rs; rd = PC of
\# following instruction in rd


## Branch addressing format

- Need Opcode, one or two registers, and an offset
- No base register since offset added to PC
- When using one register, can use the second register field to expand the opcode
- similar to function field for arith instructions



## How to address operands

- The ISA specifies addressing modes
- MIPS, as a RISC machine has very few addressing modes
- register mode. Operand is in a register
- base or displacement or indexed mode
- Operand is at address "register +16 -bit signed offset"
- immediate mode. Operand is a constant encoded in the instruction
- PC-relative mode. As base but the register is the PC


## Some interesting instructions. Multiply

- Multiplying 2 32-bit numbers yields a 64-bit result
- Use of HI and LO registers
Mult rs,rt \#HI/LO $=$ rs*rt

Multu rs,rt
Then need to move the HI or LO or both to regular registers

| mflo | rd | \#rd $=\mathrm{LO}$ |
| :--- | :--- | :--- |
| mfhi | rd | \#rd $=\mathrm{HI}$ |

Once more the assembler can come to the rescue with a pseudo inst
mul rd,rs,rt \#generates mult and mflo \#and mfhi if necessary

## Some interesting instructions. Divide

- Similarly, divide needs two registers
- LO gets the quotient
- HI gets the remainder
- If an operand is negative, the remainder is not specified by the MIPS ISA.


## Logic instructions

- Used to manipulate bits within words, set-up masks etc.
- A sample of instructions

| and | rd,rs,rt | \#rd=AND(rs,rt) |
| :--- | :--- | :--- |
| andi | rd,rs,immed |  |
| or | rd,rs,rt |  |
| xor | rd,rs,rt |  |

- Immediate constant limited to 16 bits. If more use Lui.
- There is a pseudo-instruction NOT
not rt,rs \#does 1's complement (bit by bit \#complement of rs in rt)


## Example of use of logic instructions

- Create a mask of all 1's for the low-order byte of $\$ 6$. Don't care about the other bits.
ori $\quad \$ 6, \$ 6,0 x 00 \mathrm{ff} \quad \# \$ 6[7: 0]$ set to 1 's
- Clear high-order byte of register 7 but leave the 3 other bytes unchanged

| lui | $\$ 5,0 x 00 f f$ | $\# \$ 5=0 x 00 f f 0000$ |
| :--- | :--- | :--- |
| ori | $\$ 5, \$ 5,0 x f f f f$ | $\# \$ 5=0 \times 00 f f f f f f$ |
| and | $\$ 7, \$ 7, \$ 5$ | $\# \$ 7=0 \times 00 \ldots \ldots(\ldots$ whatever was |
|  |  | $\#$ there before $)$ |

## Shift instructions

- Logical shifts -- Zeroes are inserted

| sll | rd,rt,shm | \#left shift of shm bits; inserting 0's on <br> \#the right |
| :---: | :--- | :--- |
| srl | rd,rt,shm | \#right shift of shm bits; inserting 0's <br> \#on the left |

- Arithmetic shifts (useful only on the right)
- sra rd,rt,shm \# Sign bit is inserted on the left
- Example let $\$ 5=$ ff00 0000
sll $\quad \$ 6, \$ 5,3 \quad \# \$ 6=0 x f 8000000$
srl $\quad \$ 6, \$ 5,3 \quad \# \$ 6=0 x 1 \mathrm{fe} 00000$
sra $\$ 6, \$ 5,3 \quad \# \$ 6=0 x f f e 00000$
1/15/99 CSE378 Instr. encoding. (ct'd)


## Example -- High-level language

int a[100];
int i ;
for ( $\mathrm{i}=0 ; \mathrm{i}<100 ; \mathrm{i}++$ ) $\{$
$\mathrm{a}[\mathrm{i}]=5$;
\}

## Assembly language version

Assume: start address of array a in r15.
We use r 8 to store the value of i and r 9 for the value 5
add $\$ 8, \$ 0, \$ 0 \quad$ \#initialize i
li $\quad \$ 9,5 \quad \# r 9$ has the constant 5
Loop: mul $\quad \$ 10, \$ 8,4 \quad \# r 10$ has i in bytes
\#could use a shift left by 2
addu $\$ 14, \$ 10, \$ 15$ \#address of a[i]
sw $\quad \$ 9,0(\$ 14) \quad$ \#store 5 in a[i]
addiu $\$ 8, \$ 8,1 \quad$ \#increment i
blt $\quad \$ 8,100$,Loop \#branch if loop not finished \#taking lots of liberty here!

Machine language version (generated by SPIM)

| $[0 x 00400020]$ | $0 x 00004020$ add $\$ 8, \$ 0, \$ 0$ | $; 1:$ add | $\$ 8, \$ 0, \$ 0$ |
| :--- | :--- | :--- | :--- |
| $[0 x 00400024]$ | $0 x 34090005$ ori $\$ 9, \$ 0,5$ | $; 2:$ li | $\$ 9,5$ |
| $[0 x 00400028]$ | $0 x 34010004$ ori $\$ 1, \$ 0,4$ | $; 3:$ mul | $\$ 10, \$ 8,4$ |
| $[0 x 0040002 \mathrm{c}]$ | $0 x 01010018$ mult $\$ 8, \$ 1$ |  |  |
| $[0 x 00400030]$ | $0 x 00005012$ mflo $\$ 10$ |  |  |
| $[0 x 00400034]$ | $0 x 014 \mathrm{f} 7021$ addu $\$ 14, \$ 10, \$ 15$ | $; 4:$ addu | $\$ 14, \$ 10, \$ 15$ |
| $[0 x 00400038]$ | $0 x a d c 90000$ sw $\$ 9,0(\$ 14)$ | $; 5:$ sw | $\$ 9,0(\$ 14)$ |
| $[0 x 0040003 \mathrm{c}]$ | $0 x 25080001$ addiu $\$ 8, \$ 8,1$ | $; 6:$ addiu | $\$ 8, \$ 8,1$ |
| $[0 x 00400040]$ | $0 x 29010064$ slti $\$ 1, \$ 8,100$ | $; 7:$ blt | $\$ 8,100$, Loop |
| $[0 x 00400044]$ | $0 x 1420 f f f 9$ bne $\$ 1, \$ 0,-28$ [Loop-0x00400044] |  |  |

