Microprocessor Development Tools





Software Tools

- Assembler
- Linker
- Loader
- Compiler
- Libraries
- Pre-compiled IP
- Simulator
- > IDE

Hardware Tools

- In Circuit Emulator (ICE)
- Logic Analyzer
- Microprocessor Development Systems
- System Development Systems



Atmel AVR Architecture



ATmega16



AVR CPU



Simple Princeton Architecture





Bottleneck into and out of memory for data and code

- Use of critical 8-bit address space (256) for memory mapped I/O and special function registers (timers and their controllers, interrupt controllers, serial port buffers, stack pointers, PC, etc). For example, the Motorola 6805 processor has only 187 RAM locations.
- But, easy to program and debug. Compiler is simple too.

8051: Modified Harvard Architecture



CSE466 - Fall 2002- 9

8051 Memory Architecture

Advantages

- Simultaneous access to Program and Data store
- Register banks great for avoiding context switching on interrupt and for code compression
- 8-bit address space extended to 256+128 = 384 registers by distinguishing between direct and indirect addressing for upper 128 bytes. Good for code compression
- Bit addressable great for managing status flags

Disadvantage

> A little bit confusing, with potential for errors.

Motorola 56367 DSP



Advantages

- Three memory spaces allow ALU op and two moves simultaneously
 - Macc x1,y1,a x1,x:(r3)+ y:(r6)+,y1 ; in one cycle
 - Really, really, really fast

- Disadvantages
 - frightening to program
 - > Very difficult to write a good compiler

AVR CPU



Registers

7 0	Addr.
Ro	\$00
R1	\$01
R2	\$02
R13	\$0D
R14	\$0E
R15	\$0F
R16	\$10
R17	\$11
R26	\$1A
R27	\$1B
R28	\$1C
R29	\$1D
R30	\$1E
R31	\$1F

X-register Low Byte X-register High Byte Y-register Low Byte Y-register High Byte Z-register Low Byte Z-register High Byte

General

Purpose

Working

Registers

Register Mapping

Register File

Data Address Space

R0	\$0000
R1	\$0001
R2	\$0002
R29	\$001D
R30	\$001E
R31	\$001F
I/O Registers	
\$00	\$0020
\$01	\$0021
\$02	\$0022
\$3D	\$005D
\$3E	\$005E
\$3F	\$005F
	Internal SRAM
	\$0060
	\$0061
	\$045E
	\$045F

ALU Opcode Timing





Pipeline

SRAM access



Instructions by Type

Mnemonic	Description	Mnemonic	Description	Mnemonic	: Description
Flow Control		Bit Manipu	lation	Load/Store	
JMP 🔶	Jump absolute (24-bit)	SEC/CLC	Set/clear C flag (carry)	MOV	Copy register to register
RJMP	Branch relative (12-bit)	SEH/CLH	Set/clear H flag (half carry)	LD	Load indirect through X/Y/Z
IJMP 🔹	Jump indirect (Z)	SEN/CLN	Set/clear N flag (negative)	LD 🛛	Load indirect with postincremnt
RCALL	Call subroutine	SEZ/CLZ	Set/clear Z flag (zero)	LD 🗉	Load indirect with predecremnt
ICALL 🕈	Call subroutine indirect (Z)	SEI/CLI	Set/clear I flag (interrupt)	LDD 🛛	Load indirect with 6-bit offset
RET/RETI	Return/from interrupt	SES/CLS	Set/clear S flag (sign)	LDI	Load 8-bit immediate
CP/CPC	Compare/with carry	SEV/CLV	Set/clear V flag (overflow)	LDS 🔹	Load from 16-bit address
CPI	Compare with 8-bit immediate	SET/CLT	Set/clear T bit	LPS 🔹	Load from program space
CPSE	Compare, skip if equal	SBR/CBR	Set/clear bit in register	ST	Store indirect through X/Y/Z
SBRS/SBRC	Skip if register bit set/clear	BSET/BCLR	Set/clear bit in status register	ST 🔹	Store indirect with postincremnt
SBIS/SBIC	Skip if I/O bit set/clear	SER/CLR	Set/clear entire register	ST 🔹	Store indirect with predecremnt
BRcc	Conditional branch	SBI/CBI	Set/clear bit in I/O space	STD 🛛 🗨	Store indirect with 6-bit offset
Logical		Arithmetic		STS 🔹	Store to 16-bit address
AND	Logical AND	ADD/ADC	Add/with carry	IN/OUT	Input/output to/from I/O space
ANDI	Logical AND 8-bit immediate	ADIW 🔹	Add 6-bit immediate	PUSH/POP	Push/pop stack element
OR	Logical OR	SUB/SUBC	Subtract/with borrow	BLD/BST	Load/store T bit
ORI	Logical OR 8-bit immediate	SBIW 🛛	Subtract 6-bit immediate	Miscellaneous	
EOR	Logical exclusive-OR	SUBI/SBCI	Subtract 8-bit imm/w borrow	NOP	No operation
LSL/LSR	Logical shift left/right by 1 bit	INC/DEC	Increment/decrement register	SLEEP	Wait for interrupt
ROL/ROR	Rotate left/right by 1 bit	MUL 🔶	Multiply $8 \times 8 \rightarrow 16$	WDR	Watchdog reset
ASR	Arithmetic shift right by 1 bit				
COM/NEG	One's/two's complement				
SWAP	Swap nibbles		Can use R16–R31 only	٠	Not available on 90S1200, 1220
TST	Test for zero or minus		Can use R24–R31 only	•	Future enhancement