

## Conceptual execution on a processor which exploits ILP

- Instruction fetch and branch prediction
  - Corresponds to IF in simple pipeline
  - Complicated by multiple issue and the potential need to fetch more than one basic block at a time (see later)
- Instruction decode, dependence check, dispatch, issue
  - Corresponds (many variations) to ID
  - Although instructions are issued (i.e., assigned to functional units), they might not execute right away (cf. reservation stations)
- Instruction execution
  - Corresponds to EX and/or MEM (with various latencies)
- Instruction commit
  - Corresponds to WB (see later) but more complex because of speculation and out-of-order completion

10/26/01

Reg. Renaming CSE 471 Autumn 01

1

## Register renaming - Generalities

- Use a *physical* register file (or other storage form, e.g., reservation station or reorder buffer) larger than the ISA *logical* one
- When instruction is decoded
  - Give a new name to result register from free list. The register is *renamed*
  - Give source operands their physical names (from mapping table)

10/26/01

Reg. Renaming CSE 471 Autumn 01

2

## Register renaming -- Requirements

- Keep a *mapping table* logical - physical correspondence
  - Because of branch prediction, need to save the mapping table when predicting branch
- Keep a *free list* of empty physical registers
- Note that several physical registers can be mapped to the same logical register (corresponding to instructions at different times; avoids WAW hazards)

10/26/01

Reg. Renaming CSE 471 Autumn 01

3

## Register renaming – Scheme 1: File of physical registers

- Extra set of registers
- At decode:
  - Rename the result register (get from free list; update mapping table). If none available, we have a structural hazard
- When a physical register has been read for the last time, return it to the free list
  - Have a counter associated with each physical register (+ when a source logical register is renamed to physical register; - when instruction uses physical register as operand; release when counter is 0)
  - Simpler to wait till logical register has been assigned a new name by a later instruction and that later instruction has been *committed*

10/26/01

Reg. Renaming CSE 471 Autumn 01

4

## Scheme 1: Example

Before: add r3,r3,4  
add r4,r7,r3  
add r3, r2, r7

Free list r37,r38,r39 ...  
r2, r3, r4, r7 not renamed yet

after add r37,r3,4  
add r38,r7,r37  
add r39,r2,r7

↑  
At this point r3 is remapped from r37 to r39  
When r39 commits, r37 will be returned to the free list

10/26/01

Reg. Renaming CSE 471 Autumn 01

5

## Register renaming – Scheme 2; Reorder buffer

- Use of a reorder buffer
  - Reorder buffer = circular queue with head and tail pointers
- At issue (renaming time), an instruction is assigned an entry at the tail of the reorder buffer which becomes the name of (or a pointer to) the result register
- At end of functional-unit computation, value is put in the instruction reorder buffer's position
- When the instruction reaches the head of the buffer, its value is stored in the logical or physical (other reorder buffer entry) register.
- Still need of a mapping table

10/26/01

Reg. Renaming CSE 471 Autumn 01

6



Entry #	Instruction	Reorder buffer		Write result	Commit		
		Issue	Execute				
1	Load F6, 34(r2)	yes	yes	yes	yes		
2	Load F2, 45(r3)	yes	yes				
3	Mul F0, F2, F4	yes					
4	Sub F8, F6, F2	yes					
5	Div F10, F0, F6	yes					
6	Add F6,F8,F2	yes					
Name	Busy	Fm	Vj	Vk	Qj	Qk	Initial
Add 1	yes	Sub	(#1)			(#2)	
Add2	yes	Add			(#4)	(#2)	
Add3	no						
Mul1	yes	Mul		(F4)		(#2)	
Mul2	yes	Div		(#1)		(#3)	
Register status							
F0 (#3)	F2 (#2)	F4 ( )	F6(#6)	F8 (#4)	F10 (#5)	F12...	
10/26/01	Reg. Renaming CSE 471 Autumn 01					13	

Entry #	Instruction	Reorder buffer		Write result	Commit		
		Issue	Execute				
1	Load F6, 34(r2)	yes	yes	yes	yes		
2	Load F2, 45(r3)	yes	yes	yes	yes		
3	Mul F0, F2, F4	yes	yes				
4	Sub F8, F6, F2	yes	yes				
5	Div F10, F0, F6	yes					
6	Add F6,F8,F2	yes					
Name	Busy	Fm	Vj	Vk	Qj	Qk	Initial
Add 1	no						
Add2	yes	Add		(#2)		(#4)	
Add3	no						
Mul1	yes	Mul		(#2)		(F4)	
Mul2	yes	Div		(#1)		(#3)	
Register status							
F0 (#3)	F2 ( )	F4 ( )	F6(#6)	F8 (#4)	F10 (#5)	F12...	
10/26/01	Reg. Renaming CSE 471 Autumn 01					14	

Entry #	Instruction	Reorder buffer		Write result	Commit		
		Issue	Execute				
1	Load F6, 34(r2)	yes	yes	yes	yes		
2	Load F2, 45(r3)	yes	yes	yes	yes		
3	Mul F0, F2, F4	yes	yes				
4	Sub F8, F6, F2	yes	yes	yes			
5	Div F10, F0, F6	yes					
6	Add F6,F8,F2	yes	yes				
Name	Busy	Fm	Vj	Vk	Qj	Qk	Cycle after sub has written its result in reorder buffer but can't commit yet
Add 1	no						
Add2	yes	Add		(#2)		(#4)	
Add3	no						
Mul1	yes	Mul		(#2)		(F4)	
Mul2	yes	Div		(#1)		(#3)	Still waiting for #3 to commit
Register status							
F0 (#3)	F2 ( )	F4 ( )	F6(#6)	F8 (#4)	F10 (#5)	F12...	
10/26/01	Reg. Renaming CSE 471 Autumn 01					15	

Entry #	Instruction	Reorder buffer		Write result	Commit		
		Issue	Execute				
1	Load F6, 34(r2)	yes	yes	yes	yes		
2	Load F2, 45(r3)	yes	yes	yes	yes		
3	Mul F0, F2, F4	yes	yes				
4	Sub F8, F6, F2	yes	yes	yes			
5	Div F10, F0, F6	yes					
6	Add F6,F8,F2	yes	yes	yes			
Name	Busy	Fm	Vj	Vk	Qj	Qk	Cycle after add has written its result in reorder buffer but cannot commit
Add 1	no						
Add2	no						
Add3	no						
Mul1	yes	Mul		(#2)		(F4)	
Mul2	yes	Div		(#1)		(#3)	Still waiting for #3 to commit
Register status							
F0 (#3)	F2 ( )	F4 ( )	F6(#6)	F8 (#4)	F10 (#5)	F12...	
10/26/01	Reg. Renaming CSE 471 Autumn 01					16	

Entry #	Instruction	Reorder buffer		Write result	Commit		
		Issue	Execute				
1	Load F6, 34(r2)	yes	yes	yes	yes		
2	Load F2, 45(r3)	yes	yes	yes	yes		
3	Mul F0, F2, F4	yes	yes	yes	yes		
4	Sub F8, F6, F2	yes	yes	yes			
5	Div F10, F0, F6	yes	yes				
6	Add F6,F8,F2	yes	yes	yes			
Name	Busy	Fm	Vj	Vk	Qj	Qk	Cycle after mul has written its result and committed
Add 1	no						
Add2	no						
Add3	no						
Mul1	no						
Mul2	yes	Div		(#3)		(#1)	Still waiting for #3 to commit
Register status							
F0 ( )	F2 ( )	F4 ( )	F6(#6)	F8 (#4)	F10 (#5)	F12...	
10/26/01	Reg. Renaming CSE 471 Autumn 01					17	

Entry #	Instruction	Reorder buffer		Write result	Commit		
		Issue	Execute				
1	Load F6, 34(r2)	yes	yes	yes	yes		
2	Load F2, 45(r3)	yes	yes	yes	yes		
3	Mul F0, F2, F4	yes	yes	yes	yes		
4	Sub F8, F6, F2	yes	yes	yes	yes		
5	Div F10, F0, F6	yes	yes				
6	Add F6,F8,F2	yes	yes	yes			
Name	Busy	Fm	Vj	Vk	Qj	Qk	Now #3 can commit
Add 1	no						
Add2	no						
Add3	no						
Mul1	no						
Mul2	yes	Div		(#3)		(#1)	
Register status							
F0 ( )	F2 ( )	F4 ( )	F6(#6)	F8 ( )	F10 (#5)	F12...	
10/26/01	Reg. Renaming CSE 471 Autumn 01					18	

Entry #	Instruction	Reorder buffer		Write result	Commit		
		Issue	Execute				
1	Load F6, 34(r2)	yes	yes	yes	yes		
2	Load F2, 45(r3)	yes	yes	yes	yes		
3	Mul F0, F2, F4	yes	yes	yes	yes		
4	Sub F8, F6, F2	yes	yes	yes	yes		
5	Div F10, F0, F6	yes	yes	yes	yes		
6	Add F6,F8,F2	yes	yes	yes	yes		
Reservation Stations							
Name	Busy	Fm	Vj	Vk	Qj	Qk	The next "interesting event is completion of div; then commit of #5; then commit of #6"
Add 1	no						
Add 2	no						
Add 3	no						
Mul 1	no						
Mul 2	yes	Div	(#3)	(#1)			
Register status							
F0 () F2() F4 () F6(#6) F8 () F10 (#5) F12...							
Still waiting for #4, #5 to commit							

10/26/01