

In-order vs. Out-of-order Execution

In-order instruction execution

- instructions are fetched, executed & complete in compiler-generated order
- one stalls, they all stall
- instructions are **statically scheduled**

Out-of-order instruction execution

- instructions are fetched in compiler-generated order
- instruction completion may be in-order (today) or out-of-order (older computers)
- in between they may be executed in some other order
- independent instructions behind a stalled instruction can pass it
- instructions are **dynamically scheduled**

Dynamic Scheduling

Out-of-order processors:

- after instruction decode
 - check for **structural hazards**
 - an instruction can be issued when a functional unit is available
 - an instruction stalls if no appropriate functional unit
 - check for **data hazards**
 - an instruction can execute when its operands have been calculated or loaded from memory (can now read registers & execute)
 - an instruction stalls if operands are not available
- don't wait for previous instructions to execute if this instruction does not depend on them

Dynamic Scheduling

Out-of-order processors:

- ready instructions can execute before earlier instructions that are stalled, e.g., waiting for their operands to be computed
 - when go around a **load** instruction that is stalled for a cache miss:
 - use **lockup-free caches** that allow instruction issue to continue while a miss is being satisfied
 - the load-use instruction still stalls

Dynamic Scheduling

Instruction issue does **NOT** necessarily go in program order

- the hardware decides which instructions should issue next

program order (in-order processors, the fetch order)

lw \$3, 100(\$4)	in execution, cache miss
add \$2, \$3, \$4	waits until the miss is satisfied
sub \$5, \$6, \$7	waits for the add

execution order (out-of-order processors)

lw \$3, 100(\$4)	in execution, cache miss
sub \$5, \$6, \$7	in execution during the cache miss
add \$2, \$3, \$4	waits until the miss is satisfied

Dynamic Scheduling

Out-of-order processors:

- ready instructions can execute before earlier instructions that are stalled, e.g., waiting for their operands to be computed
 - when go around a **branch** instruction:
 - the instructions that are issued from the predicted path are issued speculatively, called **speculative execution**
 - speculative instructions can execute before the branch
 - when the branch is resolved, if the prediction was wrong, **wrong path instructions** are flushed from the pipeline

Speculation

Instruction **speculation**: executing an instruction before it is known that it should be executed

- must be safe (no additional exceptions) or must handle the exceptions after the instruction is no longer speculative
- must generate the same results