

## Out-of-Order Execution

Several implementations

- **out-of-order completion**
  - CDC 6600 with **scoreboarding**
  - IBM 360/91 with **Tomasulo's algorithm & reservation stations**
  - out-of-order completion leads to:
    - imprecise interrupts
    - WAR hazards
    - WAW hazards
- **in-order completion**
  - MIPS R10000/R12000 & Compaq Alpha 21264/21364 with **large physical register file & register renaming**
  - Intel Pentium Pro/Pentium III with the **reorder buffer**

## Precise Interrupts


**Precise interrupts** preserve the model that instructions execute in program-generated order, one at a time

- If an interrupt occurs, the processor can recover from it

What happens on a precise interrupt:

- **identify the instruction that caused the interrupt**
- **let the instructions before faulting instruction finish**
- disable writes for faulting & subsequent instructions
- force trap instruction into pipeline
- trap routine
  - save the state of the executing program
  - correct the cause of the interrupt
  - restore program state
- **restart faulting & subsequent instructions**

## A 5-Stage Pipeline



Fall 2004

CSE 471

3

## Out-of-order Hardware

In order to compute correct results, need to keep track of:

- which instruction is in which stage of the pipeline
- which registers are being used for reading/writing & by which instructions
- which instructions have completed

Each scheme has different hardware structures & different algorithms to do this

Fall 2004

CSE 471

4

## Tomasulo's Algorithm

### **Tomasulo's Algorithm** (IBM 360/91)

- out-of-order execution capability plus register renaming

### **Motivation**


- long FP delays
- only 4 FP registers
- wanted common compiler for all implementations

## Tomasulo's Algorithm

### **Key features & hardware structures**

- **reservation stations**
- **distributed hazard detection & execution control**
  - **forwarding** to eliminate RAW hazards
  - **register renaming** to eliminate WAR & WAW hazards
- **common data bus**
- **dynamic memory disambiguation**

## Hardware for Tomasulo's Algorithm



Fall 2004

CSE 471

7

## Tomasulo's Algorithm: Key Features

### Reservation stations

- buffers for functional units that hold instructions stalled for RAW hazards & their operands
- source operands can be **values** or **names of other reservation station entries** or **load buffer entries** that will produce the value
  - both operands don't have to be available at the same time
  - when both operand values have been computed, an instruction can be dispatched to its functional unit

Fall 2004

CSE 471

8

## Reservation Stations

RAW hazards eliminated by **forwarding**

- source operand values that are computed after the registers are read are known by the functional unit or load buffer that will produce them
- results from the producers are immediately forwarded to functional units on the common data bus
- don't have to wait to read the register file

Eliminate WAR & WAW hazards by **register renaming**

- name-dependent instructions refer to reservation station locations for their sources, not the registers (as above)
- the last writer to the register updates it
- more reservation stations than registers, so eliminates more name dependences than a compiler can
- examples on next slide

## Reservation Stations

Register renaming eliminates WAR & WAW hazards

- **Tag** in the reservation station/register file/store buffer indicates where the result will come from

### **Handling WAR hazards**

|                            |                                                                                                                |
|----------------------------|----------------------------------------------------------------------------------------------------------------|
| <code>ld F1, _</code>      | register F1's tag <i>originally</i> specifies the <b>ld</b> entry in the load buffer                           |
| <code>addf _, F1, _</code> | <b>addf</b> 's reservation station entry specifies the <b>ld</b> entry in the load buffer for source operand 1 |
| <code>subf F1, _</code>    | register F1's tag <i>now</i> specifies the reservation station that holds <b>subf</b>                          |

Does not matter if **ld** finishes after **subf**; F1 will no longer claim it

## Reservation Stations

### Handling WAW hazards

addf **F1**, F0, F8     F1's tag *originally* specifies **addf**'s entry in the reservation station

...

subf **F1**, F8, F14     F1's tag *now* specifies **subf**'s entry in the reservation station

no register will claim the **addf** result if it completes last

## Tomasulo's Algorithm: More Key Features

### Common data bus (CDB)

- connects functional units & load buffer to reservations stations, registers, store buffer
- ships results to **all** hardware that is waiting
- eliminates RAW hazards: not have to wait until registers are written before consuming a value

### Distributed hazard detection & execution control

- each reservation station decides which instructions to dispatch to function units & when
- each hardware data structure entry that needs values grabs the values itself: **snooping**
  - reservation stations, store buffer entries & registers have a tag saying where their data should come from
  - when it matches the tag value on the bus, reservation stations, store buffer entries & registers grab the data (called **snarfing**)

## Tomasulo's Algorithm: More Key Features

### Dynamic memory disambiguation

- **the issue:** don't want loads to bypass stores to the same location
- **the solution:**
  - loads associatively check addresses in store buffer
  - if an address match, grab the value

## Tomasulo's Algorithm: Execution Steps

### Tomasulo functions

(assume the instruction has been fetched)

- **issue & read**
  - structural hazard detection for reservation stations & load/store buffers
    - issue if no hazard
    - stall if hazard
  - read registers for source operands
    - put into reservation stations if values are in them
    - put tag of producing functional unit or load buffer if not (renaming the registers to eliminate WAR & WAW hazards)

## Tomasulo's Algorithm: Execution Steps

- **execute**
  - RAW hazard detection
  - snoop on common data bus for missing operands
  - dispatch instruction to a functional unit when obtain both operand values
  - execute the operation
- **write**
  - broadcast result & reservation station id (tag) on the common data bus
  - reservation stations, registers & store buffer entries obtain the value through snooping

## Tomasulo's Algorithm: State

**Tomasulo state:** the information that the hardware needs to control distributed execution

- **operation** of the issued instructions waiting for execution (Op)
  - located in reservation stations
- **tags** that indicate the producer for a source operand (Q)
  - what unit (reservation station or load buffer) will produce the operand
  - special value (0 or blank for us) if value already there
  - located in reservation stations, registers, store buffer entries
- **operand values** in reservation stations & load/store buffers (V)
- reservation station & load/store buffer **busy fields** (Busy)
- **addresses** in load/store buffers (for memory disambiguation)



## Example in the Book: 1

Instruction Status Table

| Instruction      | Issue | Execute | Write Result | Which Cycle                          |
|------------------|-------|---------|--------------|--------------------------------------|
| ld F6, 34(R2)    | yes   | yes     | yes          | cycle after first load has completed |
| ld F2, 45(R3)    | yes   | yes     |              |                                      |
| multd F0, F2, F4 | yes   |         |              |                                      |
| subd F8, F6, F2  | yes   |         |              |                                      |
| divd F10, F0, F6 | yes   |         |              |                                      |
| addd F6, F8, F2  | yes   |         |              |                                      |

Reservation Stations

| Name  | Busy | Op    | V <sub>j</sub> | V <sub>k</sub> | Q <sub>j</sub> | Q <sub>k</sub> |
|-------|------|-------|----------------|----------------|----------------|----------------|
| Add1  | yes  | subd  | (Load1)        |                |                | Load2          |
| Add2  | yes  | addd  |                |                | Add1           | Load2          |
| Add3  | no   |       |                |                |                |                |
| Mult1 | yes  | multd |                | (F4)           | Load2          |                |
| Mult2 | yes  | divd  |                | (Load1)        | Mult1          |                |

Register Status (Q<sub>i</sub>)

| F0    | F2    | F4 | F6   | F8   | F10   | F12... |
|-------|-------|----|------|------|-------|--------|
| Mult1 | Load2 |    | Add2 | Add1 | Mult2 |        |

## Example in the Book: 2

Instruction Status Table

| Instruction      | Issue | Execute | Write Result | Which Cycle                           |
|------------------|-------|---------|--------------|---------------------------------------|
| ld F6, 34(R2)    | yes   | yes     | yes          | cycle after second load has completed |
| ld F2, 45(R3)    | yes   | yes     | yes          |                                       |
| multd F0, F2, F4 | yes   | yes     |              |                                       |
| subd F8, F6, F2  | yes   | yes     |              |                                       |
| divd F10, F0, F6 | yes   |         |              |                                       |
| addd F6, F8, F2  | yes   |         |              |                                       |

Reservation Stations

| Name  | Busy | Op    | V <sub>j</sub> | V <sub>k</sub> | Q <sub>j</sub> | Q <sub>k</sub> |
|-------|------|-------|----------------|----------------|----------------|----------------|
| Add1  | yes  | subd  | (Load1)        | (Load2)        |                |                |
| Add2  | yes  | addd  |                | (Load2)        | Add1           |                |
| Add3  | no   |       |                |                |                |                |
| Mult1 | yes  | multd | (Load2)        | (F4)           |                |                |
| Mult2 | yes  | divd  |                | (Load1)        | Mult1          |                |

Register Status (Q<sub>i</sub>)

| F0    | F2 | F4 | F6   | F8   | F10   | F12... |
|-------|----|----|------|------|-------|--------|
| Mult1 | () |    | Add2 | Add1 | Mult2 |        |

### Example in the Book: 3

Instruction Status Table

| Instruction      | Issue | Execute | Write Result | Which Cycle                        |
|------------------|-------|---------|--------------|------------------------------------|
| ld F6, 34(R2)    | yes   | yes     | yes          | cycle after subtract has completed |
| ld F2, 45(R3)    | yes   | yes     | yes          |                                    |
| multd F0, F2, F4 | yes   | yes     |              |                                    |
| subd F8, F6, F2  | yes   | yes     | yes          |                                    |
| divd F10, F0, F6 | yes   |         |              |                                    |
| addd F6, F8, F2  | yes   | yes     |              |                                    |

Reservation Stations

| Name  | Busy | Op    | V <sub>j</sub> | V <sub>k</sub> | Q <sub>j</sub> | Q <sub>k</sub> |
|-------|------|-------|----------------|----------------|----------------|----------------|
| Add1  | no   | subd  |                |                |                |                |
| Add2  | yes  | addd  | (add1)         | (Load2)        |                |                |
| Add3  | no   |       |                |                |                |                |
| Mult1 | yes  | multd | (Load2)        | (F4)           |                |                |
| Mult2 | yes  | divd  |                | (Load1)        | Mult1          |                |

Register Status (Q<sub>i</sub>)

| F0    | F2 | F4 | F6   | F8 | F10   | F12... |
|-------|----|----|------|----|-------|--------|
| Mult1 | 0  |    | Add2 | 0  | Mult2 |        |

### Example in the Book: 4

Instruction Status Table

| Instruction      | Issue | Execute | Write Result | Which Cycle                   |
|------------------|-------|---------|--------------|-------------------------------|
| ld F6, 34(R2)    | yes   | yes     | yes          | cycle after add has completed |
| ld F2, 45(R3)    | yes   | yes     | yes          |                               |
| multd F0, F2, F4 | yes   | yes     |              |                               |
| subd F8, F6, F2  | yes   | yes     | yes          |                               |
| divd F10, F0, F6 | yes   |         |              |                               |
| addd F6, F8, F2  | yes   | yes     | yes          |                               |

Reservation Stations

| Name  | Busy | Op    | V <sub>j</sub> | V <sub>k</sub> | Q <sub>j</sub> | Q <sub>k</sub> |
|-------|------|-------|----------------|----------------|----------------|----------------|
| Add1  | no   |       |                |                |                |                |
| Add2  | no   |       |                |                |                |                |
| Add3  | no   |       |                |                |                |                |
| Mult1 | yes  | multd | (Load2)        | (F4)           |                |                |
| Mult2 | yes  | divd  |                | (Load1)        | Mult1          |                |

Register Status (Q<sub>i</sub>)

| F0    | F2 | F4 | F6 | F8 | F10   | F12... |
|-------|----|----|----|----|-------|--------|
| Mult1 | 0  |    | 0  | 0  | Mult2 |        |

## Example in the Book: 5

Instruction Status Table

| Instruction      | Issue | Execute | Write Result | Which Cycle                        |
|------------------|-------|---------|--------------|------------------------------------|
| ld F6, 34(R2)    | yes   | yes     | yes          | cycle after multiply has completed |
| ld F2, 45(R3)    | yes   | yes     | yes          |                                    |
| multd F0, F2, F4 | yes   | yes     | yes          |                                    |
| subd F8, F6, F2  | yes   | yes     | yes          |                                    |
| divd F10, F0, F6 | yes   | yes     | yes          |                                    |
| addd F6, F8, F2  | yes   | yes     | yes          |                                    |

Reservation Stations

| Name  | Busy | Op   | V <sub>j</sub> | V <sub>k</sub> | Q <sub>j</sub> | Q <sub>k</sub> |
|-------|------|------|----------------|----------------|----------------|----------------|
| Add1  | no   |      |                |                |                |                |
| Add2  | no   |      |                |                |                |                |
| Add3  | no   |      |                |                |                |                |
| Mult1 | no   |      |                |                |                |                |
| Mult2 | yes  | divd | (mult1)        | (Load1)        |                |                |

Register Status (Q<sub>i</sub>)

| F0 | F2 | F4 | F6 | F8 | F10   | F12... |
|----|----|----|----|----|-------|--------|
| 0  | 0  |    | 0  | 0  | Mult2 |        |

## Tomasulo's Algorithm

### Dynamic loop unrolling

- addf and st in each iteration has a different tag for the F0 value
- only the last iteration writes to F0

```

LOOP: ld F0, 0(R1)
      addf F0, F0, F1
      st F0, 0(R1)
      sub R1, R1, #8
      bnez R1, LOOP
    
```

## Tomasulo's Algorithm

### Dynamic loop unrolling

Nice features relative to static loop unrolling

- effectively increases number of registers (# reservations stations, load buffer entries, registers) but without register pressure
- dynamic memory disambiguation to prevent loads after stores with the same address from getting old data if they execute first
- simpler compiler

Downside

- loop control instructions still executed
- much more complex hardware

## Dynamic Scheduling

### Advantages over static scheduling

- more registers to work with
- makes dispatch decisions dynamically, based on when instructions actually complete & operands are available
- can *completely* disambiguate memory references

### Effects of these advantages

- ⇒ more effective at exploiting parallelism (especially given compiler technology at the time)
  - increased instruction throughput
  - increased functional unit utilization
- ⇒ efficient execution of code compiled for a different pipeline
- ⇒ simpler compiler in theory

### Use both!