Control Hazards

The nub of the problem:

- In what pipeline stage does the processor fetch the next instruction?
- If that instruction is a conditional branch, when does the processor know whether the conditional branch is taken (execute code at the target address) or not taken (execute the sequential code)?
- What is the difference in cycles between them?

The cost of stalling until you know whether to branch

 number of cycles in between * branch frequency = the contribution to CPI due to branches

Predict the branch outcome to avoid stalling

Spring 2010

CSE 471 - Dynamic Branch Prediction

Branch Prediction

Branch prediction:

- Resolve a branch hazard by predicting which path will be taken
- · Proceed under that assumption
- If the prediction is correct, avoid delay of the branch hazard
- If the prediction is incorrect, flush the wrong-path instructions from the pipeline & fetch the right path

Performance improvement depends on:

- whether the prediction is correct (producing correct predictions is most of the innovation)
- how soon you can check the prediction

Branch Prediction

Dynamic branch prediction:

- branch prediction mechanism implemented in hardware for a runtime check
- the prediction changes as program behavior changes
- common algorithm based on branch history
 - predict the branch taken if branched the last time
 - predict the branch not-taken if didn't branch the last time

Alternative: static branch prediction

- · compiler-determined prediction
- fixed for the life of the program
- · A likely algorithm?

Spring 2010

CSE 471 - Dynamic Branch Prediction 3

Branch Prediction Buffer

Branch prediction buffer

- small memory indexed by the lower bits of the address of a branch instruction during the **fetch** stage
- contains a 1-bit prediction (which path the last branch to index to this BPB location took)
- · do what the prediction says to do
- if the prediction is taken & it is correct
 - only incur a one-cycle penalty why?
- · if the prediction is not taken & it is correct
 - incur no penalty why?
- if the prediction is incorrect
 - · change the prediction
 - also flush the pipeline why?
 - penalty is the same as if there were no branch prediction why?

Spring 2010


Two-bit Prediction

A single prediction bit does not work well with loops

• mispredicts the first & last iterations of a nested loop

Two-bit branch prediction for loops

· Algorithm: have to be wrong twice in a row before prediction is changed



Spring 2010 CSE 471 - Dynamic Branch
Prediction

Two-bit Prediction

Works well when branches predominantly go in one direction

 Why? A second check is made to make sure that a short & temporary change of direction does not change the prediction away from the dominant direction

Is Branch Prediction More Important Today?

Think about:

- · Is the number of branches in code changing?
- Is modern hardware design changing the dynamic frequency of branches?
- Is it getting harder to predict branch outcomes?
- · Is the misprediction penalty changing?

Spring 2010

CSE 471 - Dynamic Branch Prediction 7

Branch Prediction is More Important Today

Conditional branches still comprise about 20% of instructions Correct predictions are more important today – why?

- · pipelines deeper
 - branch not resolved until more cycles from fetching therefore the misprediction penalty greater
 - cycle times smaller: more emphasis on throughput (performance)
 - · more functionality between fetch & execute
- multiple instruction issue (superscalars & VLIW) & multiple threads

branch occurs almost every cycle

- flushing & re-fetching more instructions
- object-oriented programming more indirect branches which harder to predict
- dual of Amdahl's Law

Spring 2010

other forms of pipeline stalling are being addressed so the portion of CPI due to branch delays is relatively larger

All this means that the potential stalling due to branches is greater

CSE 471 - Dynamic Branch Prediction

Branch Prediction is More Important Today

On the other hand,

- chips are denser so we can consider sophisticated HW solutions
- hardware cost is small compared to the performance gain

Spring 2010

CSE 471 - Dynamic Branch Prediction 9

Technical Directions in Branch Prediction

1: Improve the prediction

- correlated (2-level) predictor (Pentiums)
- use both history & branch address (MIPS, Sun)
- hybrid local/global predictor (Pentium 4, Power5)

2: Determine the target earlier

- branch target buffer (Pentium, Itanium)
- next address in I-cache (UltraSPARC)
- return address stack (everybody)

3: Reduce misprediction penalty

· fetch both instruction streams (IBM mainframes)

4: Eliminate branch execution

• predicated execution (Itanium)

1: Correlated Predictor

The rationale:

- · having the prediction depend on the outcome of only 1 branch might produce bad predictions
- · some branch outcomes are correlated

```
example: same condition variable
```

if (d==0)... if (d!=0)

example: related condition variable

if (d==0)b=1; if (b==1)

Spring 2010

CSE 471 - Dynamic Branch Prediction

1: Correlated Predictor

more complicated example: related condition variables

/* branch 1 */ if (x==2)x=0; /* branch 2 */ if (y==2)y=0; /* branch 3 */ if (x!=y) do this; else do that;

• if branches 1 & 2 are taken, branch 3 is not taken

⇒ use a history of the past m branches

represents an execution path through the program (but still n bits of prediction)


CSE 471 - Dynamic Branch

Prediction

1: Correlated Predictor

General idea of correlated branch prediction:

- · put the global branch history in a global history register
 - global history is a shift register: shift left in the new branch outcome
- use its value to access a pattern history table (PHT) of 2-bit saturating counters



1: Correlated Predictor

Prediction

Many implementation variations

Spring 2010

- · number of branch history registers
 - 1 history register for all branches (global)
 - table of history registers, 1 for each branch (private)
 - table of history registers, each shared by several branches (shared)
- history length (size of history registers)
- number of PHTs
- how access PHT
- What is the trade-off?

1: Tournament Predictor

Combine branch predictors

- local, per-branch prediction, accessed by the low PC bits
- correlated prediction based on the last *m* branches, assessed by the global history register
- indicator of which had been the best predictor for this branch
 - · 2-bit counter: increase for one, decrease for the other

Spring 2010

CSE 471 - Dynamic Branch Prediction 15


2: Branch Target Buffer (BTB)

Cache that stores: the addresses of branches the predicted target address branch prediction bits (optional)

Accessed by PC address in fetch stage

if hit: address was for this branch instruction

fetch the target instruction if a hit (and if prediction bits say taken)



No branch delay if: branch found in BTB prediction is correct

(assume BTB update is done in the next cycles)

Spring 2010 CSE 471 - Dynamic Branch Prediction

2: Return Address Stack

The bad news:

- indirect jump targets are hard to predict
- registers for target calculation are accessed several stages after fetch

The good news: most indirect jumps (85%) are returns from functions

· optimize for this common case

Return address stack

- · return address pushed on a call, popped on a return
- · provides the return target early
- · best for procedures that are called from multiple call sites
 - BTB would predict address of the return from the last call
- if "big enough", can predict returns perfectly
 - these days 1-32 entries

Spring 2010 CSE 471 - Dynamic Branch Prediction

4: Predicated Execution

Predicated instructions execute conditionally

- some other (previous) instruction sets a condition
- predicated instruction tests the condition & executes if the condition is true
- if the condition is false, predicated instruction isn't executed
- i.e., instruction execution is *predicated* on the condition

Eliminates conditional branch (expensive if mispredicted)

· changes a control hazard to a data hazard

Fetch both true & false paths

4 Predicated Execution

Example:

without predicated execution

sub R10, R4, R5 beqz R10, Label add R2, R1, R6 Label: or R3, R2, R7

with predicated execution

sub R10, R4, R5 add R2, R1, R6, **R10** R3, R2, R7 or

Spring 2010 CSE 471 - Dynamic Branch Prediction

4 Predicated Execution

Is predicated execution a good idea?

Advantages of predicated execution

- + no branch hazard especially good for hard to predict branches & deep pipelines
- + creates straightline code; therefore better prefetching of instructions prefetching = fetch instructions before you need them to hide instruction cache miss latency

CSE 471 - Dynamic Branch

Prediction

4 Predicated Execution

Disadvantages of predicated execution

- instructions on both paths are executed, structural hazard or more hardware if hardware is not idle
 - best for short code sequences
- hard to add predicated instructions to an existing instruction set
- additional register pressure
- complex conditions if nested loops (predicated instructions may depend on multiple conditions)
- good branch prediction might get the same effect

Spring 2010

CSE 471 - Dynamic Branch Prediction 21

Calculating the Cost of Branches

Factors to consider:

- branch frequency (every 4-6 instructions)
- · correct prediction rate
 - 1 bit: ~ 80% to 85%
 - 2 bit: ~ high 80s to low 90%
 - correlated branch prediction: ~ 95%
- · misprediction penalty

RISCs: 4 -7 cycles

Pentiums: larger, at least 9 cycles, 15 on average

- · then have to multiply by the instruction width
- · or misfetch penalty

have the correct prediction but not know the target address yet (may also apply to unconditional branches)

Calculating the Cost of Branches

What is the probability that a branch is taken?

Given:

- 20% of branches are unconditional branches
- · of conditional branches,
 - 66% branch forward & are evenly split between taken & not taken
 - the rest branch backwards & are always taken

Spring 2010

CSE 471 - Dynamic Branch Prediction 2

Calculating the Cost of Branches

What is the contribution to CPI of conditional branch stalls, given:

- 15% branch frequency
- a BTB for conditional branches only with a
 - 10% miss rate
 - 3-cycle miss penalty
 - 92% prediction accuracy
 - 7 cycle misprediction penalty
- base CPI is 1

BTB result	Prediction	Frequency (per instruction)	Penalty (cycles)	Stalls
miss		.15 * .10 = .015	3	.045
hit	correct	.15 * .90 * .92 = .124	0	0
hit	incorrect	.15 * .90 * .08 = .011	7	.076
Total contribution to CPI				.121

Spring 2010

CSE 471 - Dynamic Branch Prediction

Dynamic Branch Prediction, in Summary

Stepping back & looking forward,

how do you figure out whether branch prediction (or any other aspect of a processor) is still important to improve?

- · Look at technology trends
- How do the trends affect different aspects of prediction performance (or hardware cost or power consumption, etc.)?
- Given these affects, which factors become bottlenecks?
- What techniques can we devise to eliminate the bottlenecks?

Spring 2010

CSE 471 - Dynamic Branch Prediction 25

Prediction Research

Predicting branches based on machine-learning algorithms

Predicting load addresses

Predicting variable values

Predicting which thread will hold a lock next

Predicting which thread should execute on a multithreaded processor

Predicting power consumption & when we can power-down processor components

Prediction

Predicting when a fault might occur