






Design Tradeoffs					
<ul> <li>Memory update policy</li> <li>write-through <ul> <li>performance depends on the # of writes</li> <li>store buffer decreases this</li> <li>check on load misses</li> <li>store compression</li> </ul> </li> <li>write-back <ul> <li>performance depends on the # of dirty block replacements but</li> <li>dirty bit &amp; logic for checking it</li> <li>tag check before the write</li> <li>must flush the cache before I/O</li> <li>optimization: fetch before replace</li> </ul> </li> <li>both use a merging store buffer</li> </ul>					
Spring 2010 CSE 471 - Memory Hierarchy	10				
















	Design Tradeoffs	
• prod - synony • "th • • a so •	<pre>b flush the cache on a context switch cess identification (PID) can avoid this ms e synonym problem" if 2 processes are sharing data, two (different) virtual addresses map to the same physical address 2 copies of the same data in the cache on a write, only one will be updated; so the other has old data blution: page coloring processes share segments; all shared data have the same offset from the beginning of a segment, i.e., the same low- order bits cache must be &lt;= the segment size (more precisely, each set of the cache must be &lt;= the segment size)</pre>	3
Spring 2010	index taken from segment offset, tag compare on segment # CSE 471 - Memory Hierarchy	16




















Measuring Cache Hierarchy Performance						
Global Mis	ss Ratio:	globalMR = #misses in cache #references generated by CPU				
Example:	1000 Referenc 40 L1 misses 10 L2 misses	es				
global MR	(L1):					
global MR	(L2):					
Spring 2010		CSE 471 - Memory Hierarchy	25			

