





































Directory Implementation				
Directories assign maintaining co	different uses to different processors for t herency	he purpose of		
 home node cached date 	e: where the memory location of an addreation and the target too)	ss resides (and		
 local node 	e: where the memory request initiated			
 remote no has reques 	de: an alternate location for the data, if thi sted & cached it	s processor		
In satisfying a mer	mory request:			
 messages communica 	sent between the different nodes in point- ation	to-point		
 home node 	e identified by the address			
 messages 	get explicit replies			
Some simplifying assumptions for using the protocolprocessor blocks until the access is complete				
 messages 	processed in the order received			
Spring 2010	CSE 471 - Cache Coherence	20		







Directory Protocol Messages						
Message type	Source	Destination	Message Content			
Read miss	Local cache	Home directory	Р, А			
 Processor P reads data at address A; make P a read sharer and arrange to send data back 						
Write miss	Local cache	Home directory	Р, А			
– Processor I make P the	P writes data at address exclusive owner and ar	A; range to send data back				
Invalidate	Home directory	Remote caches	А			
– Invalidate a shared copy at address A.						
Fetch	Home directory	Remote cache	А			
- Fetch the block at address A and send it to its home directory						
Fetch/Invalidate	Home directory	Remote cache	А			
 Fetch the back the cache 	lock at address A and se	end it to its home director	y; invalidate the block in			
Data value reply	Home directory	Local cache	Data			
– Return a da	ta value from the home	memory (read or write m	iss response)			
Data write-back	Remote cache	Home directory	A, Data			
– Write-back	a data value for addres	s A (invalidate response)				
Spring 2010	CSE 47	1 - Cache Coherence	24			













False Sharing					
Impact aggravated by: • block size: why? • cache size: why? • large miss penalties:	why?				
Reduced by: • coherency protocols (• let cache blocks b false sharing • make them coher • compiler optimizations • cache-conscious prog	(coherency state per subblock) become incoherent as long as there is only rent if any processor true shares s (group & transpose, cache block padding) gramming wrt initial data structure layout				
Spring 2010 Ca	SE 471 - Cache Coherence	31			