


Original code		With load-latency-hiding code		
Loop:	lw <mark>R1</mark> , 0(R5)			
	addu R1, <mark>R1</mark> , R6		addi R5, R5, -4	
	sw R1, 0(R5)		addu R1, R1, R	6
	addi R5, R5, -4 bne R5, R0, Loop		sw R1, <mark>4(</mark> R5) bne R5, \$0, Loop	
	ALU/branch instructions	memor	y instructions	clock cycle
Loop:				1
				2
				3
				4

1
2
3
4
5
6
7
8



	<u>Superscalars</u>	
 n n n n n n w n or else the designed There are reduced 	re impact: nore & pipelined functional units nulti-ported registers for multiple register access nore buses from the register file to the additional functional units nultiple decoders nore hazard detection logic nore bypass logic vider instruction fetch nulti-banked L1 data cache he processor has structural hazards (due to an unbalanced gn) and stalling re restrictions on instruction types that can be issued together to ce the amount of hardware. ompiler) scheduling helps.	
Spring 2010	CSE 471 - Multiple Instruction Width	12