






	Multith	reading	
Traditional r to avoid	nultithreaded processors processor stalls	s hardware switch to a different contex	xt
1. coar • ; • ; • ;	 another thread executes we nodest increase in instruct doesn't hide latency of no switch if no long-latence to fill the pipelin potentially no slowdown to if stall is long, pipeling 	operation (e.g., L2 cache miss) while the miss is handled ction throughput of short-latency operations atency operations	lγ
Spring 2010	CSI	E471	5















	<u>Cray (Tera) MTA</u>	
Interesting features		
 No processor-side 	data caches	
 increases the lat variation between 	tency for data accesses but re en memory ops	educes the
 to avoid having t 	o keep caches coherent	
 memory-side but 	uffersinstead	
 L1 & L2 instruction of 	aches	
 instruction acces problem 	sses are more predictable & h	nave no coherency
 prefetch fall-throad 	ough & target code	








	<u>Cray (Tera) MTA</u>	
Interesting fea	atures	
 tagged 	memory, i.e., full/empty bits	
 indi 	rectly set full/empty bits to prevent data races	
•	prevents a consumer/producer from loading/overv value before a producer/consumer has written/rea	
•	example for the consumer:	
	 set to empty when producer instruction starts executing 	
	 consumer instructions block if try to read the p value 	oroducer
	 set to full when producer writes value 	
	 consumers can now read a valid value 	
• exp	licitly set full/empty bits for cheap thread synchronic	zation
•	primarily used accessing shared data	
	 lock: read memory location & set to empty 	
	 other readers are blocked 	
Spring 2010	unlock: write & set to full CSE471	15
























	Implementing SMT	
Thread-shared har	dware:	
 fetch buffers 		
 branch targe 	tbuffer	
 instruction quality 	ieues	
 functional ur 	its	
all caches (physical tags)		
• TLBs		
 store buffers 	& MSHRs	
Thread-shared hardware is another reason why there is little single-thread performance degradation (~1.5%).		
What hardware might you not want to share?		
Spring 2010	CSE471	24


Implem	enting SMT	
Does sharing hardware cause mo – 2X more data cache misse + other threads hide the miss + data sharing	es	
Bottom line is huge overall perforn	nance boost	
Spring 2010	CSE471	25











15

Tiling000	
Blocked	 Threads share a tile & iterations are cyclically distributed across threads Better performance for cache hierarchies of different sizes Insensitive to tile size Tiles can be large to reduce loop control overhead

