<section-header><section-header><list-item><list-item><list-item><section-header><section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item>















(single-context uniprocessor)	$(a^{\dagger}a^{\dagger}a^{\dagger}b^{\dagger}D^{\dagger}D^{\dagger})/(a^{\dagger}a^{\dagger}a^{\dagger}a^{\dagger}D^{\dagger}D^{\dagger})$
	(single PC: vector, CIVI-2)
Multiple Instruction, Single Da (MISD)	ta Multiple Instruction, Multiple Data
(systolic arrays, streaming processors, GPUs)	(Clusters, SMP servers)



