# **Multithreaded Architectures**

## Multiprocessors

multiple threads execute on <u>different</u> processors

## Multithreaded processors

• multiple threads execute on the same processor

Spring 2011

471 - Multithreaded Processors

# **Motivation for Multithreaded Architectures**


## Performance, again.

*Individual* processors not executing code at their hardware potential

- · past: particular source of latency
- today: all sources of latency
  - · despite increasingly complex parallel hardware
    - increase in instruction issue bandwidth & number of functional units
    - out-of-order execution
    - techniques for decreasing/hiding branch & memory latencies
  - processor utilization was decreasing & instruction throughput not increasing in proportion to the issue width

Spring 2011

471 - Multithreaded Processors



# **Motivation for Multithreaded Architectures**

Major cause of low instruction throughput:

- · more complicated than a particular source of latency
- · the lack of instruction-level parallelism in a single executing thread

## Therefore the solution:

 has to be more general than building a smarter cache or a more accurate branch predictor

471 - Multithreaded Processors

· has to involve more than one thread

Spring 2011

# **Multithreaded Processors**

## **Multithreaded processors**

- · execute instructions from multiple threads
- · execute multiple threads without software context switching
- · hardware support
  - · holds processor state for more than one thread of execution
    - · registers
    - PC
    - each thread's state is a hardware context

Spring 2011

471 - Multithreaded Processors

5

# **Multithreaded Processors**

Effect on performance: higher instruction throughput

- · threads hide latencies for each other
  - utilize thread-level parallelism (TLP) to compensate for low single-thread ILP
- may degrade latency of individual threads, but improves the execution time of all threads (by increasing instruction throughput)

Spring 2011

471 - Multithreaded Processors

# **Traditional Multithreading**

Traditional multithreaded processors *hardware* switch to a different context to avoid processor stalls

Two styles of traditional multithreading
Each trades off single thread latency vs. multiple thread throughput in a
different way

- 1. coarse-grain multithreading
- 2. fine-grain multithreading

Spring 2011

471 - Multithreaded Processors

7

# **Traditional Multithreading**

## Coarse-grain multithreading

- switch on a long-latency operation (e.g., L2 cache miss)
- · another thread executes while the miss is handled
- · modest increase in instruction throughput
  - · doesn't hide latency of short-latency operations
  - · no switch if no long-latency operations
  - · need to fill the pipeline on a switch
- · potentially no slowdown to the thread with the miss
  - · if stall is long, pipeline is short & switch back fairly promptly
- · Denelcor HEP, IBM RS64 III, IBM Northstar/Pulsar

Spring 2011

471 - Multithreaded Processors

# **Traditional Multithreading**

## Fine-grain multithreading

- can switch to a different thread each cycle (usually round robin)
- hides latencies of all kinds
- larger increase in instruction throughput but slows down the execution of each thread
- · Cray MTA

Spring 2011

471 - Multithreaded Processors

9

# **Simultaneous Multithreading (SMT)**

Third style of multithreading, different concept

- 3. simultaneous multithreading (SMT)
  - · no hardware context switching
  - issues multiple instructions from multiple threads each cycle
  - · same-cycle multithreading
  - huge boost in instruction throughput with less degradation to individual threads

Spring 2011 471 - Multithreaded Processors

11

# Simultaneous Multithreading Issue Slots Is

# Cray (Tera) MTA

## Goals

- · uniform memory access
- · lightweight synchronization
- · heterogeneous parallelism

Spring 2011

471 - Multithreaded Processors

13

# **Cray MTA**

## Fine-grain multithreaded processor

- · can switch to a different thread each cycle
  - · switches to ready threads only
- up to 128 hardware contexts/processor
  - lots of latency to hide, mostly from the multi-hop interconnection network
  - average instruction latency for computation: 22 cycles (i.e., 22 instruction streams needed to keep functional units busy)
  - average instruction latency including memory: 120 to 200-cycles (i.e., 120 to 200 instruction streams needed to hide all latency, on average)
- processor state for all 128 contexts
  - GPRs (total of 4K registers!)
  - status registers (includes the PC)
  - · branch target registers/stream

Spring 2011

471 - Multithreaded Processors

# **Cray MTA**

## **Interesting features**

- · No processor-side data caches
  - increases the latency for data accesses but reduces the variation between memory ops
  - · to avoid having to keep caches coherent
  - · memory-side buffers instead
- · L1 & L2 instruction caches
  - instruction accesses are more predictable & have no coherency problem
  - prefetch fall-through & target code

Spring 2011

471 - Multithreaded Processors

15

# **Cray MTA**

## **Interesting features**

- · no paging
  - · want pages pinned down in memory for consistent latency
  - page size is 256MB
- VLIW instructions
  - · memory/arithmetic/branch
  - · need a good code scheduler
  - · load/store architecture

Spring 2011

471 - Multithreaded Processors

## **Cray MTA**

## **Interesting features**

- Trade-off between avoiding memory bank conflicts & exploiting spatial locality for data
- · conflicts:
  - memory distributed among processing elements (PEs)
  - · memory addresses are randomized to avoid conflicts
    - · want to fully utilize all memory bandwidth
- · locality:
  - run-time system can confine consecutive virtual addresses to a single (close-by) memory unit

Spring 2011

471 - Multithreaded Processors

17

# **Cray MTA**

## **Interesting features**

- · tagged memory, i.e., full/empty bits
  - · indirectly set full/empty bits to prevent data races
    - prevents a consumer from loading a value before a producer has written it
    - prevents a producer from overwriting a value before a consumer has read it
- · example for the consumer:
  - · set to empty when producer instruction starts executing
  - · consumer instructions block if try to read the producer value
  - · set to full when producer writes value
  - · consumers can now read a valid value

Spring 2011

471 - Multithreaded Processors

# **Cray MTA**

## **Interesting features**

- · tagged memory, i.e., full/empty bits
  - · explicitly set full/empty bits for cheap thread synchronization
    - · primarily used accessing shared data
    - · very fine-grain synchronization
      - · locking: read memory location & set to empty
      - · other readers are blocked
      - · unlocking: write memory location & set to full

Spring 2011 471 - Multithreaded Processors

# **SMT: The Executive Summary**

# Simultaneous multithreaded (SMT) processors combined designs from:

- · traditional multithreaded processors
  - · multiple per-thread hardware context
- out-of-order superscalar processors
  - · wide instruction issue
  - · dynamic instruction scheduling
  - · hardware register renaming

471 - Multithreaded Processors

# **SMT: The Executive Summary**

The combination was a processor with two important capabilities.

- 1) **same-cycle multithreading**: issues & executes instructions from multiple threads each cycle
  - => converting thread-level parallelism (TLP) to cross-thread instruction-level parallelism (ILP)

**Functional Units** 


2.1

471 - Multithreaded Processors

# **SMT: The Executive Summary**


The combination was a processor with two important capabilities.

2) thread-shared hardware resources, both logic & memories



Spring 2011

471 - Multithreaded Processors



# **Does this Processor Sound Familiar?**

Technology transfer =>

- 2-context Intel Pentium 4; Xeon; Core i3, i5, i7; Atom (Hyperthreading)
- 2-context IBM Power5 & Power6; 4-context IBM Power7 (8 cores)
- 4-context Compaq 21464

Spring 2011


471 - Multithreaded Processors

# **An SMT Architecture**

Three primary goals for this architecture:

- 1. Achieve significant throughput gains with multiple threads
- 2. Minimize the performance impact on a single thread executing alone
- Minimize the microarchitectural impact on a conventional out-oforder superscalar design

Spring 2011 471 - Multithreaded Processors



## **Implementing SMT**

# No special hardware for scheduling instructions from multiple threads

- use the hardware register renaming & dynamic instruction scheduling mechanisms as a superscalar
- register renaming hardware eliminates false dependences both within a thread (just like a superscalar) & between threads

#### How it works:

- map thread-specific architectural registers onto a pool of threadindependent physical registers
- · operands are thereafter called by their physical names
- an instruction is issued when its operands become available & a functional unit is free
- instruction scheduler not have to consider thread IDs when dispatching instructions to functional units (unless threads have different priorities)

Spring 2011

471 - Multithreaded Processors

27

## From Superscalar to SMT

## Extra pipeline stages for accessing thread-shared register files

• 8 hardware contexts \* 32 registers + renaming registers

## **SMT** instruction fetcher (ICOUNT chooser)

- · fetch from 2 threads each cycle
  - count the number of instructions for each thread in the preexecution stages
  - pick the 2 threads with the lowest number
- · in essence fetching from the two highest throughput threads

Spring 2011

471 - Multithreaded Processors

# From Superscalar to SMT

#### Per-thread hardware

- · small stuff
- · all part of current out-of-order processors
- · none endangered the cycle time
- · other per-thread processor state, e.g.,
  - program counters
  - · return stacks
  - · thread identifiers, e.g., with BTB entries, TLB entries
- · per-thread bookkeeping for, e.g.,
  - · instruction queue flush on branch mispredictions
  - · instruction commit
  - trapping

This is why there is only a 15% increase in chip area to a 4 hardware-context Alpha 21464.

Spring 2011

471 - Multithreaded Processors

29

# **Implementing SMT**

## Thread-shared hardware:

- · fetch buffers
- · branch target buffer
- · instruction queues
- · functional units
- · all caches (physical tags)
- TLBs
- · store buffers & MSHRs

Thread-shared hardware is why there is little single-thread performance degradation (~1.5%).

What hardware might you not want to share?

Spring 2011

471 - Multithreaded Processors

# **Implementing SMT**

Does thread-shared hardware cause more conflicts?

· 2X more data cache misses

## Does it matter?

- · threads hide miss latencies for each other
- · data sharing

Spring 2011

471 - Multithreaded Processors

31

# **SMT**

## **Interesting features**

- · thread-blind instruction scheduling
- · thread chooser for instruction fetching
- · hardware queuing locks for cheap synchronization
  - · orders of magnitude faster
  - · can parallelize previously unparallelizable codes
- · software-directed register deallocation
  - communicate last-use information to HW for early register deallocation
  - · now need fewer renaming registers

Spring 2011

471 - Multithreaded Processors

# **A Register Renaming Example**

Code Segment	Register Mapping	Comments
ld r7,0(r6)	r7 -> p1	p1 is allocated
• • •		
add r8, r9, r7	r8 -> p2	use <b>p1</b> , not r7
• • •		
sub r7, r2, r3	r7 -> p3	p3 is allocated p1 is deallocated when sub commits

Spring 2011

471 - Multithreaded Processors

# What does SMT change?

## 1. Costs of data sharing

## **CMPs**

Threads reside on distinct processors & inter-thread communication is a big overhead.

Parallelizing compilers attempt to decompose applications to minimize inter-processor communication.

Disjoint set of data & iterations for each thread

## **SMT**

Threads execute on the same processor with thread-shared hardware.

Inter-thread communication incurs no overhead.

Spring 2011

471 - Multithreaded Processors

# What does SMT change?

## 2. Available instruction-level parallelism (ILP)

## Wide-issue superscalar

Low ILP from a single executing thread Compiler optimizations try to increase ILP by hiding/reducing instruction latencies.

## **SMT**

Issues instructions from multiple threads each cycle
Better at hiding latencies, because uses instructions from one thread
to mask delays in another

Spring 2011

471 - Multithreaded Processors

35

# **SMT Compiler Strategy**

No special SMT-centered compilation is necessary

## However, if we ...?

- · optimized for data sharing, not data isolation
- optimized for instruction throughput, rather than hiding instruction latency

Spring 2011

471 - Multithreaded Processors


# **Tiling Example**

Spring 2011

471 - Multithreaded Processors


37

## **Tiling**



## The Normal Way (blocked):

Tiled to exploit data reuse, separate tiles/thread
Often works, except when: large number of threads,
large number of arrays, small data cache
Issue of tile size sweet spot




Spring 2011

## The SMT-friendly Way (cyclic)

Threads share a tile so there is less pressure on the data cache

471 - Multithreaded Processors



# **Guidelines for SMT Compiler Optimization**

No special SMT compilation is necessary

But additional performance improvements occur if we:

- · Embrace rather than avoid fine-grain thread sharing
- Optimize for high instruction throughput rather than low instruction latency
- · Avoid optimizations that increase dynamic instruction count

Spring 2011

471 - Multithreaded Processors

# Multicore vs. Multithreading

If you wanted to execute multiple threads, would you build a:

- · Multicore with multiple, separate pipelines?
- SMT with a single, larger pipeline?
- · Both together?

Spring 2011

471 - Multithreaded Processors

41

# Multicore vs. Multithreading

If you wanted to execute multiple threads, would you build a:

- · Multicore with multiple, separate pipelines?
- SMT with a single, larger pipeline?
- · Both together?

Sun Niagra: 8 in-order, short-pipelined processors, each with 4 threads (fine-grained multithreading)

3/

Intel Nehalem: up to 8 cores, 16 SMT threads

4-context IBM Power7 (8 cores)

Spring 2011

471 - Multithreaded Processors

# **Important Issues**

## multithreaded processors

- · what are they?
- · what problem do they solve?
- · hardware support?

coarse-grain vs. fine-grain vs. simultaneous multithreading

Tera's goals; how did it meet them?

full-empty bits vs. locks vs. transactional memory

simultaneous multithreaded processors

- · what are they?
- · why do they work?
- what extra hardware is needed, what extra hardware is not needed?
- · how does it do synchronization?

matching hardware & compiler optimizations

Spring 2011 471 - Multithreaded Processors