



## **Multiple Instruction Issue on Superscalars**

Requires:

- · instruction fetch
  - · fetch of multiple instructions at once
  - · sophisticated dynamic branch prediction
  - · prefetch speculatively beyond conditional branches
- · instruction issue
  - · determine which instructions can be issued next
  - choose which of ready instructions to issue
  - issue multiple instructions in parallel
- execution
  - multiple functional units
- · instruction commit
  - · commit several instructions in fetch order

 Duplicate & more complex hardware, potentially longer wires

 Spring 2011
 CSE 471 - Multiple Instruction Width

3

**Multiple Instruction Issue on Superscalars** Hardware impact: more & pipelined functional units multi-ported registers for multiple register access · more buses from the register file to the additional functional units · multiple decoders more hazard detection logic · more bypass logic · wider instruction fetch multi-banked L1 data cache or else the processor has structural hazards (due to an unbalanced design) and stalling There are restrictions on instruction types that can be issued together to reduce the amount of hardware. Static (compiler) scheduling helps. Spring 2011 CSE 471 - Multiple Instruction Width 4



