




| | IA-64 EPIC | |
|-----------|--|----|
| Regist | 128 integer & FP registers 128 additional registers for loop unrolling & similar optimizations miscellaneous other registers | |
| • | implications for architecture? implications for hardware? implications for performance? | |
| | + + | |
| Spring 20 | - - 011 CSE 471 - VLIW | 13 |







| IA-64 EPIC | | | | | |
|---|--|----|--|--|--|
| • n k si • 1 a • 1 (r | ore hardware complication ot all instructions in a bundle need stall if one stalls (a scoreboar eeps track of produced values that will be source operands for talled instructions) 28 registers can be used as a dynamically sized register stack, ka register windows • special hardware for register window overflow detection • special instructions for saving & restoring the register stack 28 registers use register remapping to increment register number nodulo the number of registers) to aid in software pipelining rray address post-increment & loop control | | | | |
| | | | | | |
| Spring 2011 | CSE 471 - VLIW | 17 | | | |

| IA-64 EPIC | | | | | |
|--|----------------|----|--|--|--|
| Still more complication speculative values cannot be stored to memory special instructions check integer register poison bits to detect whether value is speculative OS can override the ban on storing (e.g., for a context switch) different mechanism for speculative floating point values backwards compatibility x86 (IA-32) PA-RISC compatible memory model (segments) | | | | | |
| Spring 2011 | CSE 471 - VLIW | 18 | | | |

