






	Precise Interrupts	
	preserve the model that instructions execute in program- er, one at a time	
 If a recover 	rable interrupt occurs, the processor can recover from it	
 instruction 	s before the faulting instruction complete	
 instruction 	s after the faulting instruction can be restarted from scratch	
What happens on	a precise interrupt:	
 identify tl 	e instruction that caused the interrupt	
 let the inst 	tructions before faulting instruction finish	
 disable wr 	tes for faulting & subsequent instructions	
 force trap 	instruction into pipeline	
 trap routin 	e	
 save 	he program state of the executing program	
 correct 	t the cause of the interrupt	
 restor 	e program state	
 restart fail 	Ilting & subsequent instructions	
Spring 2012	CSE 471 - Out-of-Order Execution with Tomasulo's Algorithm	2









































		Inst	truction Sta	tus Table					
]	Instruction Issue Execute Write Result								
ld F6,	ld F6, 34(R2)			yes	yes				
ld F2,	45(R3)		yes	yes		first load			
multd	F0, F2,	F4	yes			has executed			
subd F	8, F6,	F2	yes						
divd F	10, F0,	F6	yes						
addd F	6, F8,	F2	yes						
	_	Re	servation 3	Stations					
Name	Busy	Ор	Vj	$\mathbf{V_k}$	Qj	Q_k			
Add1	yes	subd	(Load1)			Load2			
Add2	yes	addd			Add1	Load2			
Add3	no								
Mult1	yes	multd		(F4)	Load2				
Mult2	2 yes divd			(Load1)	Mult1				
		Re	egister Stat	tus (Q _i)					
F0	F2	F4	F6	F8	F10	F12			
Mult1	Load2		Add2	Add1	Mult2				

		Instr	uction Sta	tus Table					
]	nstruction		Instruction			Execute	Write Result	Which Cycle	
ld F6,	34(R2)		yes	yes	<u>y</u> es				
ld F2,	F2, 45(R3)			yes	yes	second load			
multd	F0, F2,	F4	yes	yes		has			
subd F	8, F6,	F2	yes	yes		executed			
divd F	10, F0,	F6	yes			_			
addd F	6, F8,	F2	yes						
		Re	servation	Stations		1			
Name	Busy	Ор	V _j	$\mathbf{V}_{\mathbf{k}}$	Qj	Qk			
Add1	yes	subd	(Load1)	(Load2)					
Add2	yes	addd		(Load2)	Add1				
Add3	no								
Mult1	yes	multd	(Load2)	(F4)					
Mult2	yes	divd		(Load1)	Mul t1				
		Re	egister Sta	tus (Q _i)					
F0	F2	F4	F6	F8	F10	F12			
Mult1	0		Add2	Add1	Mult2				

		Instr	uction Stat	us Table				
]	nstructio	n	Issue	Execute	Write Result	Which Cycle		
ld F6,	34(R2)	1	yes	yes	yes			
ld F2,	ld F2, 45(R3)			yes	yes	subtract		
multd	F0, F2,	F4	yes	yes		has executed		
subd F	8, F6,	F2	yes	yes	yes	executeu		
divd F	10, FO,	F6	yes					
addd F	6, F8,	F2	yes	yes				
		Re	servation \$	Stations			_	
Name	Busy	Ор	V _j	Vk	Qj	Qk		
Add1	no							
Add2	yes	addd	(add1)	(Load2)				
Add3	no							
Mult1	yes	multd	(Load2)	(F4)				
Mult2	yes	divd		(Load1)	11) Mult1			
		Re	gister Stat	us (Q _i)				
F0	F2	F4	F6	F8	F10	F12		
Mult1	0		Add2	0	Mult2			

		Instr	uction Stat	us Table					
]	nstructio	'n	Issue	Execute	Write Result	Which Cycle			
ld F6,	ld F6, 34(R2)			yes	yes				
ld F2,	45(R3)	yes	yes	yes	add has executed			
multd	F0, F2	, F4	yes	yes					
subd F	8, F6,	F2	yes	yes	yes	executeu			executed
divd F	10, F0	, F6	yes						
addd F	6, F8,	F2	yes	yes	yes				
		Re	servation \$	Stations					
Name	Busy	Ор	Vj	Vk	Qj	Qk			
Add1	no								
Add2	no								
Add3	no								
Mult1	yes	multd	(Load2)	(F4)					
Mult2	yes	divd		(Load1)	Mult1				
		Re	gister Stat	tus (Q _i)					
F0	F2	F4	F6	F8	F10	F12			
Mult1	0		0	0	Mult2				

			Instr	uction Sta	tus Table			
	Instruction			Issue	Execute	Write Result	Which Cycle	
10	d F6,	34(R2)		yes	yes	yes		
10	l F2, 45(R3)			yes	yes	yes	multiply	
m	ultd 1	F0, F2,	F4	yes	yes	yes	has executed	
SI	ubd F	8, F6,	F2	yes	yes	yes	executeu	
d:	ivd Fi	10, F0,	F6	yes	yes			
a	ddd F	6, F8,	F2	yes	yes	yes		
			Re	servation S	Stations			_
ľ	Name	Busy	Ор	V j	Vk	Qj	Qk	
1	Add1	no						
1	Add2	no						
4	Add3	no						
N	Ault1	no						
N	Ault2	yes divd		(mult1)	(Load1)			
			Re	gister Stat	us (Q _i)			-
	F0	F2	F4	F6	F8	F10	F12	
	0	0.		0	0	Mult2		

