#### Memory Consistency A Crash Course

Myers Brandon <del>Lucia</del> CSE 471

# Memory Consistency Model

Informal Definition:

"Defines the value a read operation may read at each point during the execution"

# Memory Consistency Model

Informal Definition:

"Defines the value a read operation may read at each point during the execution"

"Defines the set of legal observable orders of memory operations during an execution"

# Memory Consistency Model

Informal Definition:

"Defines the value a read operation may read at each point during the execution"

"Defines the set of legal observable orders of memory operations during an execution"

"Defines which reorderings of memory operations are permitted"

# Review: Coherence



2 Invariants:

I) "One Writer or One or More Readers"

2) "Reading X gets the value
 Rd X of the last write to X"

# Review: Coherence



2 Invariants:

I) "One Writer or One or More Readers"

2) "Reading X gets the value of the last write to X"

## Without Coherence

(The coherence invariants prevent this from happening)



#### Processors can't decide who wrote last. Green is hosed.



# Coherence defines the set of legal orders of accesses to a single memory location



# Consistency defines the set of legal orders of accesses to multiple memory locations

## Expectation

ProgramInitially X == Y == 0  $X=I \qquad Y=I$   $rI=Y \qquad r2=X$ Which final values of {r1, r2}
are possible?

# Sequential Consistency (SC)

The simplest, most intuitive memory consistency model

#### Two Invariants to SC:

Instructions are executed in program order All processors agree on a total order of executed instructions













# Who cares?.... You care!

#### SC is how **programmers** think.



SC prohibits **all** reordering of instructions (Invariant I)

#### Why are Instructions Reordered?

And when does it matter anyway?

#### Why are Instructions Reordered?

#### Optimization.



CPU can read its write buffer, but not others'

Buffered writes eventually end up in coherent shared memory



ProgramInitially X == Y == 0  $X=1 \qquad Y=1$   $rI=Y \qquad r2=X$ Is rI==r2==0
a valid result?





rI = r2 = 0 is **not** SC, but it can happen with write buffers







rI=Y r2=X

Execution



rI=Y r2=X

Execution



$$\frac{Program}{nitially X} == Y == 0$$

r2=X





<u>Program</u> Initially X == Y == 0

Execution rl=Y [rl <- 0]



$$\frac{Program}{nitially X} == Y == 0$$



WBs let reads finish before older writes

<u>Coalescing Write Buffer</u>				

4 word cache line

<u>Coalescing Write Buffer</u>				
X=I				

	<u>Coalescing Write Buffer</u>				
	X=I				
				Y=I	
-					
-					

Ç	Coalescing Write Buffer				
	X=I				
				Y=I	
•					
		Z=I			
•					



Combining the write to X & Z saves bandwidth, but **reorders** Z=I and Y=I

## Reordering #3: Compilers



The compiler hoists the write out of the loop, permitting new (non-SC) results (e.g., "I 0 0 0 0 0 0...")

#### When is Reordering a Problem?

#### When is Reordering a Problem?

#### When Executions Aren't SC

When a memory operation happens before itself

Happ<u>ens-Before</u> Graph X=I Y=I rI=Y r2=X

When a memory operation happens before itself



Program Order HB Edge

When a memory operation happens before itself



Program Order HB Edge Causal Order HB Edge

When a memory operation happens before itself



If there is a cycle in the happens-before graph, the execution is not SC

## So... are Computers Wrong?!

#### SC is how **programmers** think.

SC prohibits **all** reordering of instructions

WBs let reads finish before older writes

Combining writes saves bandwidth but reorders writes

#### Relaxed Memory Consistency

#### Relaxed Memory Models permit reorderings, unlike SC

#### x86-TSO (intel x86s)

#### "The Write Buffer Memory Model"



Relaxes W->R order

Total Store Order - loads may complete before older stores to different locations complete.

PSO<sub>(SPARC)</sub>

#### "The Write Combining Memory Model"



Relaxes W->W order

Partial Store Order - loads and stores may complete before older stores to different locations complete.

#### In General



#### Starting with PSO and relaxing R->R and R->W yields Weak Ordering or Release Consistency (alpha)

Depending on the implementation

#### SC and Relaxed Consistency

SC is required for correctness and programmer sanity + Reordering is required\* for performance

Goal: Ensure SC executions while permitting Relaxed Consistency reorderings

\*Usually; the MIPS memory model is **SC** (surprising!)

# How to ensure SC, but permit reordering?

# Synchronization Prevents Reordering

Memory fences are another type of synchronization



Fence implementation depends on reordering implementation

# Synchronization Prevents Reordering

Memory fences are another type of synchronization



Fence implementation depends on reordering implementation

TSO: Stall reads until write buffer is empty

# Synchronization For Real Programmers

Memory fences are wrapped up in locks, etc.



#### Direct use of fences possible, but inadvisable. USE A SYNCHRONIZATION LIBRARY

#### Data Races

# Synchronization imposes happens-before on otherwise unordered operations



Data Race: Unordered operations to the same memory location, at least one a write

# Memory Models across the System Stack

#### Language

Java/C++: SC for data-racefree programs

#### Compiler

Conservative with reordering when d-r-f can't be proved

#### Architecture

Usually very weak for max optimization (lots of reordering)

Note: fences from "above" ensure SC