

























	Cray MTA	
Fine-g	rain multithreaded processor	
•	can switch to a different thread each cycle	
	 switches to ready threads only 	
•	up to 128 hardware contexts/processor	
	 lots of latency to hide, mostly from the multi-hop interconnection network 	
	 average instruction latency for computation: 22 cycles (i.e., 22 instruction streams needed to keep functional units busy) 	
	 average instruction latency including memory: 120 to 200- cycles 	
	(i.e., 120 to 200 instruction streams needed to hide all latency on average)	,
•	processor state for all 128 contexts	
	 GPRs (total of 4K registers!) 	
	 status registers (includes the PC) 	
	 branch target registers 	
Spring 2013	471 - Multithreaded Processors	14

	<u>Cray MTA</u>	
Interes •	 ting features No processor-side data caches increases the latency for data accesses but reduces the variation between memory ops to avoid having to keep caches coherent memory-side buffers instead L1 & L2 instruction caches instructions have more locality & have no coherency problem prefetch fall-through & target code 	
Spring 2013	471 - Multithreaded Processors	15



8



	Cray MTA	
Interesting fea	atures	
• indi	rectly set full/empty bits to prevent data races prevents a consumer from loading a value before a	
•	producer has written it prevents a producer from overwriting a value before a consumer has read it	
• exa • •	mple for the consumer: set to empty when producer instruction starts executing consumer instructions block if try to read the producer value	
	set to full when producer writes value consumers can now read a valid value	
Spring 2013	471 - Multithreaded Processors	18





10



















	Implementing SMT	
Thread-shar	ed hardware:	
fetch	buffers	
 branc 	h target buffer	
instru	ction queues	
function	onal units	
• all cad	ches (physical tags)	
TLBs		
 store 	buffers & MSHRs	
Thread-share degradatio	ed hardware is why there is little single-thread performance on (~1.5%).	
What hardwa	re might you not want to share?	
Spring 2013	471 - Multithreaded Processors	30









35

Tiling Example

```
/* matrix multiple before */
for (i=0; i<n; i=i+1)</pre>
         for (j=0; j<n; j=j+1) {
    r = 0;</pre>
                  for (k=0; k<n; k=k+1) {
    r = r + y[i,k] * z[k,j]; }</pre>
                  x[i,j] = r;
                  };
/* matrix multiply after tiling */
for (jj=0; jj<n; jj=jj+T)</pre>
for (kk=0; kk<n; kk=kk+T)</pre>
   for (i=0; i<n; i=i+1)</pre>
         for (j=jj; j<min(jj+T-1,n); j=j+1) {
    r = 0;</pre>
                  for (k=kk; k<min(kk+T-1,n); k=k+1)</pre>
                  {r = r + y[i,k] * z[k,j]; }
x[i,j] = x[i,j] + r;
                  };
  Spring 2013
                                 471 - Multithreaded Processors
```



	<u>Tiling</u>
$\bigcirc \bigcirc $	The Normal Way (blocked):
	- Tiled to exploit data reuse, separate tiles/thread
	_ Otten works, except when: large number of threads,
	 Issue of tile size sweet spot
0034	· ·
l l l Blocked	
	The SMT-friendly Way (cyclic)
•	Threads share a tile so there is less pressure on the data cache
• •	Threads share a tile so there is less pressure on the data cache Less sensitive to tile size
0 0 0 0	 Threads share a tile so there is less pressure on the data cache Less sensitive to tile size tiles can be large to reduce loop control overhead
0 2 3 4	 Threads share a tile so there is less pressure on the data cache Less sensitive to tile size tiles can be large to reduce loop control overhead cross-thread latency hiding hides misses







	Important Issues		
Cray			
•	what are its goals & how are they met?		
•	full-empty bits vs. locks vs. transactional memory		
SMT			
•	what is it?		
•	what are its goals & how are they met?		
•	what extra hardware is needed, what extra hardware is not needed?		
•	how does it do synchronization?		
Match	ing hardware & compiler optimizations		