






1
































Cray MTA		
Fine-grain mu	tithreaded processor	
 can sw 	ch to a different thread each cycle	
• swi	ches to ready threads only	
 up to 1. 	8 hardware contexts/processor	
	of latency to hide, mostly from the multi-hop connection network	
• ave (i.e bus	age instruction latency for computation: 22 cycles 22 instruction streams needed to keep functional units /)	
cyc	age instruction latency including memory: 120 to 200- es 120 to 200 instruction streams needed to hide all latence	:V
	verage)	'' ,
 process 	or state for all 128 contexts	
• GP	Rs (total of 4K registers!)	
 sta 	us registers (includes the PC)	
• bra	ch target registers	


	Cray MTA	
• N	 ng features lo processor-side data caches increases the maximum latency for data accesses but reduces the variation between memory ops to avoid having to keep caches coherent memory-side buffers instead 1 & L2 instruction caches instructions have more locality & have no coherency problem prefetch fall-through & target code 	5
Spring 2014	471 - Multithreaded Processors	15







Cray MTA		
Interesting fe	eatures	
 tagge 	d memory, i.e., full/empty bits	
• inc	directly set full/empty bits to prevent data races	
	 prevents a consumer from loading a value before a producer has written it 	
	 prevents a producer from overwriting a value before a consumer has read it 	
• ex	ample for the consumer:	
	· set to empty when producer instruction starts executing	
	consumer instructions block if try to read the producer value	
	 set to full when producer writes value 	
	 consumers can now read a valid value 	
Spring 2014	471 - Multithreaded Processors	18








10


























	Implementing SMT	
Thread-shared hare	dware:	
 fetch buffers 		
 branch target 	buffer	
 instruction qu 	ieues	
 functional un 	its	
 all caches (pl 	nysical tags)	
TLBs		
store buffers	& MSHRs	
Thread-shared hard degradation (~1.	ware is why there is little single-thread perforn 5%).	nance
What hardware migh	nt you not want to share?	
Spring 2014	471 - Multithreaded Processors	30

	Implementing SMT	
	ad-shared hardware cause more conflicts? I more data cache misses	
	atter? reads hide miss latencies for each other ta sharing	
Spring 2014	471 - Multithreaded Processors	31









35


Tiling Example


```
/* matrix multiple before */
for (i=0; i<n; i=i+1)</pre>
         for (j=0; j<n; j=j+1) {
    r = 0;</pre>
                  for (k=0; k<n; k=k+1) {
    r = r + y[i,k] * z[k,j]; }</pre>
                  x[i,j] = r;
                  };
/* matrix multiply after tiling */
for (jj=0; jj<n; jj=jj+T)</pre>
for (kk=0; kk<n; kk=kk+T)</pre>
   for (i=0; i<n; i=i+1)</pre>
         for (j=jj; j<min(jj+T-1,n); j=j+1) {
    r = 0;</pre>
                  for (k=kk; k<min(kk+T-1,n); k=k+1)</pre>
                  {r = r + y[i,k] * z[k,j]; }
x[i,j] = x[i,j] + r;
                  };
  Spring 2014
                                 471 - Multithreaded Processors
```



	Tiling
1 2 3 4 1 2 3 4 1 2 3 4 1 2 3 4 1 2 3 4 1 2 3 4 1 2 3 4 1 2 3 4 1 2 3 4	The Normal Way (blocked): Tiled to exploit data reuse, separate tiles/thread Often works, except when: large number of threads, large number of arrays, small data cache Issue of tile size sweet spot
Cyclic Spring 2014	 The SMT-friendly Way (cyclic) The ads share a tile so there is less pressure on the data cache Less sensitive to tile size tiles can be large to reduce loop control overhead cross-thread latency hiding hides misses more adaptable to different cache configurations







	Important Issues	
Cray		
•	what are its goals & how are they met?	
•	full-empty bits vs. locks vs. transactional memory	
SMT		
•	what are its goals & how are they met?	
•	what extra hardware is needed, what extra hardware is not needed?	
•	how does it do synchronization? fetch instructions? schedule instructions?	
Match	ning hardware & compiler optimizations	