





Non-blocking Caches				
in-order processors				
lw \$3, 100(\$4)	in execution, cache miss			
add \$2 , <mark>\$3</mark>, \$4	consumer waits until the miss is satisfied			
sub \$5, \$6, \$7	independent instruction waits for the add			
out-of-order processors				
lw \$3, 100(\$4)	in execution, cache miss			
sub \$5, \$6, \$7	independent instruction can execute during the cache miss			
add \$2 , <mark>\$3</mark>, \$4	consumer waits until the miss is satisfied			
Spring 2015	CSE 471: Advanced Caching 5 Techniques 5			





Sub-block Placement					
Divide a b	lock into sub-blocks				
tag tag tag tag	IdataVdataVdataIdataIdataVdataVdataVdataVdataVdataVdataVdataIdataIdataIdataIdata				
 sub-block = unit of transfer on a cache miss valid bit/sub-block 2 kinds of misses: block-level miss: tags didn't match sub-block-level miss: tags matched, valid bit was clear the transfer time of a sub-block fewer tags than if each block was the size of a subblock can't exploit spatial locality 					
How does	How does sub-block placement improve memory system performance?				
Spring 2015	CSE 471: Advanced Caching 7 Techniques 7	7			























	Other Techniques			
Hardware or	compiler-based prefetching (decreases misses)			
	Coupling a write-through memory update policy with a write buffer (eliminates store ops/hides store latencies)			
TLB (reduce	TLB (reduce page fault time (penalty))			
Cache hiera	rchies (reduce miss penalty)			
Virtual cache	es (reduce L1 cache access time)			
Wider bus (increase bandwidth)				
Spring 2015	CSE 471: Advanced Caching	17		

CSE 471: Advanced Caching Techniques