













	Design Tradeoffs	
Block size the bigger the + the bet + less blo + less ta - might r	e block, ter the spatial locality ock transfer overhead/block g overhead/entry (assuming same number of entries) not access all the bytes in the block	
Spring 2015	CSE 471: Memory Hierarchy	8



Des	sign Tradeoffs	
 Memory update policy write-through performance depend store buffer decrease check for data or merge stores to a write-back performance depend but dirty bit & logic for ch must flush the cache optimization: fetch be 	s on the # of writes es this n load misses the same block s on the # of dirty block replacements ecking it before I/O efore replace buffer	
Spring 2015 CSE	E 471: Memory Hierarchy	10











Design Tradeoffs	
Virtually-addressed caches:	
 thread identification (TID) can avoid this 	
 synonyms "the synonym problem" if 2 processes are sharing data, two (different) virtual addresses map to the same physical address 2 copies of the same data in the cache on a write, only one will be updated; so the other has stale data a solution: page coloring 	
 processes share segments; all shared data have the same offset from the beginning of a segment, i.e., the same low-order bits cache must be <= the segment size (more precisely, each set of the cache must be <= the segment size) index taken from segment offset, tag compare on segment # 	
Spring 2015 CSE 471: Memory Hierarchy	16





	Cache Hierarchies	
Cache hi • dii + de	erarchy ferent caches with different sizes & access times & purposes crease effective memory access time: • many misses in the L1 cache will be satisfied by the L2 cache • avoid going all the way to memory	
Spring 2015	CSE 471: Memory Hierarchy	19

	Cache Hierarchies	
Level 1 cache goa so minimize hi	al: fast access it time (the common case)	
Spring 2015	CSE 471: Memory Hierarchy	20









Measuring Cache Hierarchy Performance				
Global Mis	ss Ratio:	globalMR = #misses in cache #references generated by CPU		
Example:	1000 Referenc 40 L1 misses 10 L2 misses	es		
global MR	(L1):			
global MR	(L2):			
Spring 2015		CSE 471: Memory Hierarchy	25	

