




	Cray MTA	
Fine-grain m	Itithreaded processor	
 can sw 	tch to a different thread each cycle	
• SW	tches to ready threads only	
 up to 1 	28 hardware contexts/processor	
	of latency to hide, mostly from the multi-hop rconnection network	
• av (i.e bu	rage instruction latency for computation: 22 cycles , 22 instruction streams needed to keep functional units y)	
CV	rage instruction latency including memory: 120 to 200- les , 120 to 200 instruction streams needed to hide all latenc	v.
	average)	,
 proces 	sor state for all 128 contexts	
• GF	Rs (total of 4K registers!)	
• sta	us registers (includes the PC)	
• bra	nch target registers	











	<u>Cray MTA</u>	
Interesting fea	atures	
 tagged 	memory, i.e., full/empty bits	
 ind 	irectly set full/empty bits to prevent data races	
•	prevents a consumer from loading a value before a producer has written it	
•	prevents a producer from overwriting a value before a consumer has read it	
• exa	imple for the consumer:	
•	set to empty when producer instruction starts executing	
•	consumer instructions block if try to read the producer value	
•	set to full when producer writes value	
•	consumers can now read a valid value	
Spring 2015	471: Multithreaded Processors	18


9

































	Implementing SMT			
Th	ead-shared hardware			
	branch target buffer			
	instruction queuesfunctional units			
	 all caches (physical tags) 			
	• TLBs			
	store buffers & MSHRs			
Th	Thread-shared hardware is why there is little single-thread performance degradation (~1.5%).			
Wh	at hardware might you not want to share?			
Spring	2015 471: Multithreaded Processors	30		

	Implementing SMT	
	I-shared hardware cause more conflicts? hore data cache misses	
Does it matt • threa • data	ads hide miss latencies for each other	
Spring 2015	471: Multithreaded Processors	31













	Tiling Example	
for (i=0; i<	<pre>altiple before */ <n; 'j="0;" (k="0;" *="" +="" for="" i="i+1)" j="j+1)" j<n;="" k="k+1)" k<n;="" pre="" r="r" x[i,j]="r;" y[i,k]="" z[k,j];="" {="" }="" };<=""></n;></pre>	
for (jj=0;	ultiply after tiling */ jj <n; jj="jj+<b">T) kk<n; kk="kk+<b">T)</n;></n;>	
	<pre>i<n; 'j="jj;" (k="kk;" for="" i="i+1)" j="j+1)" j<min(jj+t-1,n);="" k="k+1)</td" k<min(kk+t-1,n);="" r="0;" {=""><td></td></n;></pre>	
Spring 2015	471: Multithreaded Processors	36









	Important Issues			
 hardware su 	y? n do they solve?			
Coarse-grain vs. fin	e-grain vs. simultaneous multithreading			
Spring 2015	471: Multithreaded Processors	41		

	Important Issues			
	what are its goals & how are they met? full-empty bits vs. locks vs. transactional memory			
•	what are its goals & how are they met? what extra hardware is needed, what extra hardware is not needed? how does it do synchronization? fetch instructions? schedule instructions?			
Matchir	ng hardware & compiler optimizations			
Spring 2015	471: Multithreaded Processors	42		