CSE503: SOFTWARE ENGINEERING

avia Notkir prina 2011

Explicit – represent all states Use conventional state-space search Reduce state space by folding equivalent states together Symbolic – represent sets of states using boolean formulae Reduce huge state spaces by considering large sets of states simultaneously – to the first order, this is the meeting of BDDs (binary decision diagrams) and model checking (more later) Convert state machines, logic formulae, etc. to boolean representations Perform state space exploration using boolean operators to perform set operations

SAT solvers are often at the base of symbolic model checking

503 11sp © UW CSE • D. Notkin

Example temporal logic properties

- Error states not reached (invariant)
 AG ¬Err
- □ Eventually ack for each request (liveness)
 □ AG (Req → AF Ack)
- Always possible to restart machine (possibility)
 AG EF Restart

503 11sp © UW CSE • D. Notkin

Symbolic model checking needs to represent large sets of states concisely – for example, all even

numbers between 0 and 127


Representing sets

Explicit representation

- 0, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28, 30, 32, 34, 36, 38, 40, 42, 44, 46, 50, 52, 54, 56, 58, 60, 62, 64, 66, 68, 70, 72, 74, 76, 78, 80, 82, 84, 86, 88, 90, 92, 94, 96, 98, 100, 102, 104, 106, 108, 110, 112, 114, 116, 118, 120, 122, 124, 126
- Implicit (symbolic) representation
 - $\neg x_0$ (x₀: least significant bit)
- The size of the explicit representation grows with the bound, but not so for the implicit representation (in many cases)
- Need efficient boolean representation

503 11sp © UW CSE • D. Notkin

1



	What would odd parity look like if
6	
	 the bits in the BDD were ordered in reverse? x₃x₂x₁x₀
	\square Bit order $x_{\theta}x_{1}x_{2}x_{3}$ – compute BDD for $x_{1}x_{\theta}$ + $x_{3}x_{2}$
	□ Bit order $x_0x_1x_2x_3$ - compute BDD for $x_2x_0 + x_3x_1$
	\square Bit order $\mathbf{x}_0\mathbf{x}_1\mathbf{x}_2\mathbf{x}_3$ - compute BDD for $\mathbf{x}_1\mathbf{x}_0 * \mathbf{x}_3\mathbf{x}_2$
	$\hfill \label{eq:bit} \hfill \hfill$
	$\hfill\square$ Take 5-10 minutes with 1-2 others to work these out
	503 11sp © UW CSE • D. Natkin


Efficiency


- BDD size is often small in practice
- □ Some large hardware circuits can be handled
- Some well-known limitations: e.g., exponential size for a > bc
- Few theoretical results known
- Performance unpredictable
- When BDDs are manageable in size, model checking is generally efficient

503 11sp © UW CSE • D. Notkin

Symbolic Model Checking

- Define boolean state variables
- e.g., define X = x_{n-1}, x_{n-2}, ..., x_θ for an n-bit integer.
 A state set becomes a boolean function S(X)
 - □ the formulae for even numbers, odd parity, etc.
- $\hfill\square$ Set operations (, ,) become boolean operations (, ,)
- □ Transition relation: **R**(X,X)
- $\hfill\square$ Compute predecessors using boolean operations: $Pre(S)=\exists X'.\ S(X') \land R(X,X')$
- In other words, turn everything into boolean algebra and represent the states – and the temporal formulae – as BDDs





<section-header><section-header><list-item><list-item><list-item><list-item><list-item>

Programs are not generally finite-state Classic trivial example: recognizing nested parentheses requires unbounded state space (and it can be worse than this) So to use model checking we need to acquire a useful finite-state model Roughly two choices Directly find a useful finite-state model Produce a useful finite-state model from a non-finite-state model – and understand clearly what is and is not lost in that abstraction process Door #3: bounded model checking

Check software specification

- Motivation: circa 1998-2000 work here at UW CSE
- How to increase confidence in correctness of safetycritical software?
- Existing techniques useful with limitations: inspection, syntactic checking, simulation/testing, and theorem proving
- Symbolic model checking successful for industrial hardware
 - Effective also for software?
 - Many people's conjecture: No

503 11sp © UW CSE • D. Notkin

Experts Said

- "The time and space complexity of [symbolic model checking] is affected...by the regularity of specification. Software requirements specifications lack this necessary regular structure..." [Heimdahl & Leveson 96]
- "[Symbolic model checking] works well for hardware designs with regular logical structures...However, it is less likely to achieve similar reductions in software specifications whose logical structures are less regular." [Cheung & Kramer 99]
- "...[symbolic model checkers] are often able to exploit the regularity...in many hardware designs. Because software typically lacks this regularity, [symbolic] model checking seems much less helpful for software verification." [Emerson 97]

503 11sp © UW CSE • D. Notkin

Consider Safety-Critical Software

- Most costly bugs in specification
- Use analyzable formal specification
 State-machine specifications
 - Intuitive to domain experts like aircraft engineers
 - Statecharts [Harel 87], RSML [Leveson et al. 94], SCR [Parnas et al.], etc.

Why is specification promising?


	Hardware	Spec	Multi-threaded Code
Data	Simple	Simple (except arithmetic)	Often complex
States	Finite	Finite (except arithmetic)	Possibly infinite
Concurrency	Synchronous	Synchronous	Asynchronous

503 11sp © UW CSE • D. Notkin

Case Study 1: TCAS II


Traffic Alert and Collision Avoidance System


- Reduce mid-air collisions: warn pilots of traffic and issue resolution advisories
- "One of the most complex systems on commercial aircraft."
- 400-page specification reverse-engineered from pseudo-code: written in RSML by Leveson et al., based on statecharts




Liet	tion: Advisory_Status > Corrective	_Desce	nd _{s-85}							
	er Event: Corrective_Climb_Evalu			60						
	lition:					0	R			
Conc	Dont_Climb_Dont_Descendm- 248 Climb_RA_Weakenedm-245	T	Т	T F	Т	T ·	F	F	F	F
	Increase_RA_Endedm-253	•		F	Т	Т	Ŀ	Ŀ	F	Т
	Corrective_Climb_False	Т				T	T	Ŀ		Т
AND	Own_Tracked_Alt_Rate:.318 > - 500 ft/min(SMALLRATE)	т	•	T	·	Т	·	Ŀ	Ŀ	Ŀ
	Descend_RA_Weakenedm-247	Т	Т	т	•		Т	Т	T	Ŀ
	Own_Tracked_Alt_Rater.318 ≤ Descend_Goalr.295	•	•	·	·	·	Т	Т	T	т
	Own_Tracked_Alt_Rate _{f-318} ≤ 800 ft/min _{(SMALLRATE +} HYSTERCOR)	Т	т	т	Т	Т	·	ŀ	Ľ	Ľ
	Own_Tracked_Alt_Rate _{f-318} ≥ 500 ft/min(SMALLRATE)	·	Т	•	Т	Ŀ	Ľ	Ľ	Ľ	Ľ
	Own_Tracked_Alt_Rate _{f-318} ≤ Climb_Goal _{f-288}	ŀ	•	·	•	·		Т	·	Ľ
Abb	reviation:									
Corr	rective_Climb_False									
T.	PREV(Corrective_Climb ₈₋₈₅) in sta	te No	and no	t New	Increa	se_Cli	mb			
	out Action: Corrective_Descend_E									


Case Study 2: EPD Sys	stem
 Electrical Power Distribution system u Distribute power from sources to buse Tolerate failures in power sources and Prototype specification in statecharts Analysis joint with Jones and Warner 	es via circuit breakers circuit breakers s
power sources LGen RGen	Loen RGen
circuit breakers	LMain Rmain
	503 11sp © UW CSE • D. Notkin








Used and mod	lified SMV [McMillan	93]
	TCAS II	EPD System
State space	230 bits, 1060 states	90 bits, 1027 states
Prior verification	inspection, static analysis	simulation
Problems we found	inconsistent outputs, safety violations, etc.	violations of fault tolerance
	safety violations, etc.	tolerance





























Some Lessons Learned Focus on restricted models that people care about Exploit high-level knowledge to improve analysis Synchronization, environmental assumptions, etc. In addition to low-level BDD tricks Combine static analysis and symbolic model checking Help understand system behaviors In addition to verification/falsification

503 11sp © UW CSE • D. Notkin

SLAM and SDV Inchinally interesting: how to effectively use model acacing to establish useful properties of an inportant class of C programs Inchinally interesting: what it takes to transfer technology – it's an ecosystem of sorts In which broader view of the ecosystem of creating inprintiphetech industries can be found in Innovation for technology, the National Academies Press 2003 (http://www.neudod.com/primtiphetech_ecosystem_of_academies press 2003 (http://www.neudod.com/primtiphetecosystem_of_academies press 2003 (http://www.neudod.com/press 2003 (http://www.neudod.com/press 2003 (http://www

Basic story

- Third-party device drivers caused a disproportionate number of "blue screens" for Windows – costly in time and effort, as well as in reputation for Microsoft
- Are major causes of the device driver errors checkable automatically even though arbitrary C code isn't fully checkable: infinite paths, aliasing, ...
- Found an abstraction of drivers and properties to check that allowed a combination of model checking and symbolic execution to identify major classes of errors in practice

503 11sp © UW CSE • D. Notkin

Evaluation and examples

- Applied SDV to 126 WDM drivers (storage, USB, 1394interface, mouse, keyboard, ...)
 - Well tested, code reviewed by experts, in use for years, 26 were open source
 - 48 to 130,000 LOC, average of 12KLOC
- An initial study reported 206 defects: investigation of 65, including working with the code owners, classified 53 as true errors and 12 as false errors
- In a path a driver marked an I/O request packet pending with a kernel API, but didn't mark it in a related data structure
- A driver's dispatch routine returned STATUS PENDING but declared the I/O request packet as completed with IoCompleteRequest
- A driver called IoStartNextPacket from within StartIo, which could lead to recursion exceeding the stack space
- Early in the execution a device driver called an API that can raise the interrupt request level of the thread, and then (much later) called another kernel API that should not be called when the interrupt request level is raised (because it touches paged data)
- IoCompleteRequest was called while holding a spinlock, which could cause deadlock


Abstraction for SDV

- Focused goal: check that device drivers make proper use of the driver API – not to check that the drivers do the right thing (or even anything useful)
- Automatically abstracts the C code of a device driver
 - Guarantees that any API usage rule violation in the original code also appears in the abstraction
- Then check the abstraction which is smaller and more focused than the original code

503 11sp © UW CSE • D. Notkin


Boolean predicate abstraction


- Translate to a representation that has all of C's control flow constructs but only boolean variables that in turn track the state of relevant boolean expressions in the C code
- These relevant expressions are selected based on predefined API usage rules constructed for device drivers
- Consider a driver with 100 KLOC and complicated data structures and checking for an API usage rule intended to verify proper usage of a specific spinlock
- Abstract to a program that tracks, at each line of code, the state of the spin lock as either locked or unlocked
- This leads to a boolean program with around 200,000 states, which is manageable by model checking





- Given a boolean program with an error state, check whether or not the error state is reachable – BDDbased model-checking
- If the checker identifies an error path that is a feasible execution path in the original C, then report an error
- □ If the path is not feasible then refine the boolean program to eliminate the false path
- Use symbolic execution and a theorem prover to find a set of predicates that eliminates the false error path





Coming soon...

- Model checking has really taken off in some dimensions
- In particular, there has been a lot of work connecting automated test generation and model checking (along with symbolic evaluation, etc.)
- We'll come back to this after we do an overview of some key software testing basics