CSE 567: Principles of Digital Systems Design
Carl Ebeling, Fall 1998
Welcome to the 567 Home Page
Staying in touch:
E-mail Archive: All messages
sent to the class (cse567@cs.washington.edu).
[Last update:
[an error occurred while processing this directive].]
Send e-mail to: the entire class.
Instructions on how to subscribe to the cse567 mailing list can be found
here.
Send e-mail to your instructor,
your TA, or
both the instructor and TA.
Course Information
Staff:
Lecture notes
- Overview
- Combinational Logic: Part I
- Project Overview: Image Compression
- Combinational Logic: Part II
- Verilog for combinational logic
- Sequential Circuits: Part I
- Verilog for sequential circuits
- Sequential Circuits: Part II
- FPGAs: Part I
- FPGAs: Part II
- HDL Synthesis
- Multi-level Logic Synthesis
- CMOS I
- CMOS II
- Miscellanea
Homework Assignments
Project
Course computing
A list of Research Suns being made available for this course can
be found
here.
Remember that these machines are primarily intended for use by
researchers, and that machines may be added to or withdrawn from
this list throughout the quarter, depending on the research
demands placed on them. So please check this list often during
the quarter.
Please try to distribute the load across these machines by
first checking the load on several machines when you begin each
session. The command "rsh host uptime" will be useful,
once you've set up your .rhost files appropriately.
Feedback