Tradeoffs in FPGAs (cont’d)
I/O blocks
- how are inputs distributed to logic blocks?
- are there special inputs (e.g., clocks, resets)?
- what output features are needed? tri-states? skews?
- what electrical interfaces are expected? open-collector? CMOS? TTL?